Software-controlled processor speed setting for low-power streaming multimedia

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 20, Issue 11, 2001, Pages 1283-1292

  Acquaviva, Andrea ^a   Benini, Luca ^a   Riccó, Bruno ^a,b  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b UNIVERSITY OF PADOVA   (Italy)

Author keywords

Energy optimization; Low power; Multimedia systems; Real time systems

Indexed keywords

AVERAGE CASE; CLOCK SPEED; DATA DEPENDENCIES; DECODER ALGORITHMS; ENERGY EFFICIENT; ENERGY OPTIMIZATION; FRAME RATE; HEWLETT-PACKARD; LOW POWER; MINIMIZING ENERGY; MULTIMEDIA STREAM; PROCESSOR CLOCK SPEED; PROCESSOR SPEED; PROTOTYPE SYSTEM; REALTIME MULTIMEDIA; SOFTWARE CONTROLLERS; STREAMING MULTIMEDIA; SYSTEM MODELS; TARGET SYSTEMS; WEARABLE DEVICES;

CLOCKS; MULTIMEDIA SYSTEMS; OPTIMIZATION; REAL TIME SYSTEMS;

SPEED;

EID: 78049364793     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.959857     Document Type: Article

References (27)

1. A. Acquaviva, L. Benini, and B. Riccó, "An adaptive algorithm for lowpower streaming multimedia processing," in Proc. Conf. Design Automation and Test Eur., Mar. 2001, pp. 273-279.
2. D. Jaggar, Advanced RISC Machines Architectural Reference Manual. Englewood Cliffs, NJ: Prentice-Hall, 1996.
3. F. Bellosa, "Endurix: OS-direct throttling of processor activity for dynamic power management," Univ. Erlangen, Erlangen, Germany, Tech. Rep. TR-I4-99-03, June 1999.
4. L. Benini and G. De Micheli, "System-level power optimization: Techniques and tools," ACM Trans. Design Automat. Electron. Syst., vol. 5, no. 2, pp. 115-192, Apr. 2000.
5. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen, "Low-power CMOS digital design," IEEE J. Solid-State Circuits, vol. 27, pp. 473-484, Apr. 1992.
6. A. P. Chandrakasan,V. Gutnik, and T. Xanthopoulos, "Data driven signal processing: An approach for energy efficient computing," in Proc. Int. Symp. Low Power Electronics and Design, Aug. 1996, pp. 347-352.
7. D. Dobberpuhl, "The design of a high performance low power microprocessor," in Proc. Int. Symp. Low Power Electronics and Design, Aug. 1996, pp. 11-16.
8. L. Geppert and T. S. Perry, "Transmetas magic show [microprocessor chips]," IEEE Spectrum, pp. 26-33, May 2000.
9. M. Flinn and M. Satyanarayanan, "Energy-aware adaptation for mobile application," in Proc. ACM Symp. Operating System Principles, Dec. 1996, pp. 48-63.
10. K. Govil, E. Chan, and H. Wasserman, "Comparing algorithm for dynamic speed-setting of a low-power CPU," in Proc. Int. Conf. Mobile Computing and Networking, Nov. 1995, pp. 13-25.
11. D. Grunwald, C. Morrey III, M. Neufeld, P. Levis, and K. Farkas, "Policies for dynamic clock scheduling," in Proc. Symp. Operating Systems Design and Implementation, Oct. 2000, pp. 13-25.
12. I. Hong, D. Kirovski, G. Qu, M. Potkonjak, and M. Srivastava, "Power optimization of variable voltage core-based systems," in Proc. Design Automation Conf., June 1998, pp. 176-181.
13. I. Hong, M. Potkonjak, and M. B. Srivastava, "On-line scheduling of hard real-time tasks on variable voltage processors," in Proc. Int. Conf. Computer-Aided Design, Nov. 1998, pp. 653-656.
14. I. Hong, G. Qu, M. Potkonjak, and M. B. Srivastava, "Synthesis techniques for low-power hard real-time systems on variable voltage processor," in Proc. Design Automation Conf., June 1998, pp. 176-181.
15. C. H. Hwang and A. C. H. Wu, "A predictive system shutdown method for energy saving of event-driven computation," in Proc. Int. Conf. Computer- Aided Design, Nov. 1997, pp. 28-32.
16. C. M. Krishna and Y. H. Lee, "Voltage-clock-scaling adaptive scheduling techniques for low-power in hard real-time systems," in Proc. IEEE Real-Time Technology and Applications Symp., May 2000, pp. 156-165.
17. T. Ishihara and H. Yasuura, "Voltage scheduling problem for dynamically variable voltage processor," in Proc. Int. Symp. Low Power Electronics and Design, Aug. 1998, pp. 197-202.
18. T. L. Martin and D. P. Siewiorek, "The impact of battery capacity and memory bandwidth on CPU speed-setting: A case study," in Proc. Int. Symp. Low Power Electronics and Design, Aug. 1998, pp. 200-205.
19. T. L. Martin, "Balancing batteries, power and performance: System issues in CPU speed-setting for mobile computing," Ph.D. dissertation, Carnegie Mellon University, Pittsburgh, PA, Aug. 1999.
20. T. Okuma, T. Ishihara, and H. Yasuura, "Real-time task scheduling for a variable voltage processor," in Proc. Design Automation Conf., June 1998, pp. 176-181.
21. G. Paleologo, L. Benini, A. Bogliolo, and G. De Micheli, "Policy optimization for dynamic power mangement," IEEE Trans. Computer-Aided Design, vol. 18, pp. 813-833, June 1999.
22. Y. Shin and K. Choi, "Power conscious fixed priority scheduling for hard real-time systems," in Proc. Design Automation Conf., June 1999, pp. 134-139.
23. A. Sinha and A. P. Chandrakasan, "Energy Aware Software," in IEEE Int. Conf. VLSI Design, Jan. 2000, pp. 50-55. (Pubitemid 30573403)
24. M. Srivastava, A. P. Chandrakasan, and R. W. Brodersen, "Predictive system shutdown and other architectural techniques for energy efficient programmable computation," IEEE Trans. VLSI Syst., vol. 4, pp. 42-55, Mar. 1996. (Pubitemid 126780553)
25. I.Weiser, B.Welch, A. Demers, and S. Shenker, "Scheduling for reduced CPU energy," in Proc. Symp. Operating Systems Design and Implementation, Nov. 1994, pp. 13-23.
26. F. Yao, A. Demers, and S. Shenker, "A scheduling model for reduced CPU energy," in Proc. 36th IEEE Symp. Foundations of Computer Science, Oct. 1995, pp. 374-382.
27. T. Simunic, L. Benini, and G. De Micheli, "Cycle-accurate simulation of energy consumption in embedded systems," in Proc. IEEE Design Automation Conf., June 1999, pp. 867-872.