An adaptive algorithm for low-power streaming multimedia processing

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2001, Pages 273-279

  Acquaviva, Andrea ^a   Benini, Luca ^a   Ricco, Bruno ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMIC OPTIMIZATION; DECODER ALGORITHMS; QUANTITATIVE RESULT; REALTIME PROCESSING; SHUTDOWN POLICIES; STREAMING MULTIMEDIA; SYSTEM ARCHITECTURES; WEARABLE SYSTEMS;

EXHIBITIONS; MOTION PICTURE EXPERTS GROUP STANDARDS; MULTIMEDIA SYSTEMS; WEARABLE COMPUTERS;

ADAPTIVE ALGORITHMS;

EID: 0012619734     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2001.915037     Document Type: Conference Paper

References (22)

1. Advanced RISC Machines Ltd., Advanced RISC Machines Architectural Reference Manual, Prentice Hull, New York, July 1996
2. F. Bellosa, "Endurix: OS-Direct Throttling of Processor Activity for Dynamic Power Management", Technical Report TR-14-99-03. University of Erlangen, June 1999.
3. L. Benini, G. De Micheli, "System-Level Power Optimization: Techniques and Tools", ACM, TODAES, Vol. 5. No. 2, pp. 115-192, April 2000.
4. A. P. Chandrakasan, S. Sheng, R. W. Brodersen, "Low-Power CMOS Digital Design", Journal of Solid State Circuits, IEEE, Vol. 27 No. 4, pp. 473-484, April 1992.
5. A. P. Chandrakasan, V. Gutnik, T. Xanthopoulos, "Data Driven Signal Processing: An Approach for Energy Efficient Computing", ISLPED, pp. 347-352, August 1996.
6. M. Flinn, M. Satyanarayanan, "Energy-Aware Adaptation for Mobile Application" ACM SOSP, pp. 48-63, December 1996.
7. K. Govil, E. Chan, H. Wasserman, "Comparing Algorithm for Dynamic Speed-Setting of a Low-Power CPU", International Conference on Mobile Computing and Networking, pp. 13-25, November 1995.
8. I. Hong, D. Kirovski, G. Qu, M. Potkonjak, M. Srivastava, "Power Optimization of Variable Voltage Core-Based Systems", DAC. pp. 176-181, June 1998.
9. I. Hong, M. Potkonjak, M. B. Srivastava, "On-Line Scheduling of Hard Real-Time Tasks on Variable Voltage Processors." ICCAD, pp. 653-656, November 1998.
10. I. Hong, G. Qu, M. Potkonjak, M. B. Srivastava. "Synthesis Techniques for Low-Power Hard Real-Time Systems on Variable Voltage Processor", DAC, pp. 176-181, June 1998.
11. C. H. Hwang, A. C. H. Wu, "A Predictive System Shutdown Method for Energy Saving of Event-Driven Computation", ICCAD, pp. 28-32, November 1997.
12. C. M. Krishna. Y. H. Lee. "Voltage-Clock-Scaling Adaptive Scheduling Techniques for Low-Power in Hard Real-Time Systems." RTAS, May 2000.
13. T. Ishihara, H. Yasuura. "Voltage Scheduling Problem for Dynamically Variable Voltage Processor", ISLPED. pp. 197-202, August 1998.
14. T. L. Martin. D. P. Siewiorek, "The Impact of Battery Capacity and Memory Bandwidth on CPU Speed-Setting: A Case Study", ISLPED, pp. 200-205. August 1998.
15. T. L. Martin. "Balancing Batteries, Power and Performance: System Issues in CPU Speed-Setting for Mobile Computing", Ph. D. Thesis. Carnegie Mellon University, August 1999.
16. T. Okuma, T. Ishihara, H. Yasuura, "Real-Time Task Scheduling for a Variable Voltage Processor", DAC, pp. 176-181. June 1998.
17. G. Paleologo, L. Benini, A. Bogliolo, G. De Micheli, "Policy Optimization for Dynamic Power Mangement." IEEE Transaction an Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No. 6 pp. 813-833, June 1999.
18. Y. Shin, K. Choi, "Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems", DAC, pp. 134-139, June 1999.
19. A. Sinha, A. P. Chandrakasan, "Energy Aware Software" IEEE Int. Conference on VLSI Design, pp. 50-55, January 2000.
20. M. Srivastava, A. P. Chandrakasan, R. W. Brodersen, "Predictive System Shutdown and Other Architectural Techniques for Energy Efficient Programmable Computation", IEEE Transaction on VLSI Systems, Vol. 4, No. 1, pp. 42-55, March 1996.
21. I. Weiser, B. Welch, A. Demers, S. Shenker, "Scheduling for Reduced CPU Energy", SOSDI, pp. 13-23, November 1994.
22. F. Yao, A. Demers, S. Shenker, "A Scheduling Model for Reduced CPU Energy", Annual Foundation of Computer Science, pp. 374-382, October 1995.