메뉴 건너뛰기




Volumn 114, Issue 11, 2010, Pages 1126-1138

Leveraging cost matrix structure for hardware implementation of stereo disparity computation using dynamic programming

Author keywords

Dynamic programming; Field programmable gate arrays; Hardware; Pipeline processing; Real time systems; Stereo disparity

Indexed keywords

COMPUTING COST; COST MATRICES; ENERGY MINIMISATION; FRAME-RATE; HARDWARE IMPLEMENTATIONS; HARDWARE SOLUTIONS; HIGH FRAME RATE; IMAGE SIZES; IMPROVED METHODS; LARGE DISPARITY; PIPELINE PROCESSING; PIPELINED ARCHITECTURE; STEREO DISPARITY; TIMING REQUIREMENTS;

EID: 77957344553     PISSN: 10773142     EISSN: 1090235X     Source Type: Journal    
DOI: 10.1016/j.cviu.2010.03.011     Document Type: Conference Paper
Times cited : (10)

References (37)
  • 4
    • 0035228035 scopus 로고    scopus 로고
    • A multithreaded parallel implementation of a dynamic programming algorithm for sequence comparison
    • 2001
    • W.S. Martins, J.B.D. Cuvillo, F.J. Useche, K.B. Theobald, G. Gao, A multithreaded parallel implementation of a dynamic programming algorithm for sequence comparison, in: In Pacific Symposium on Biocomputing 2001, 2001, pp. 311-322. < http://helix-web.stanford.edu/psb01/martins.pdf >.
    • Pacific Symposium on Biocomputing 2001 , pp. 311-322
    • Martins, W.S.1    Cuvillo, J.B.D.2    Useche, F.J.3    Theobald, K.B.4    Gao, G.5
  • 7
  • 8
    • 34548076121 scopus 로고    scopus 로고
    • A performance study on different cost aggregation approaches used in real-time stereo matching
    • M. Gong, R. Yang, L. Wang, and M. Gong A performance study on different cost aggregation approaches used in real-time stereo matching International Journal of Computer Vision (IJCV) 75 2 2007 283 296
    • (2007) International Journal of Computer Vision (IJCV) , vol.75 , Issue.2 , pp. 283-296
    • Gong, M.1    Yang, R.2    Wang, L.3    Gong, M.4
  • 12
    • 0036537472 scopus 로고    scopus 로고
    • A taxonomy and evaluation of dense two-frame stereo correspondence algorithms
    • D. Scharstein, and R. Szeliski A taxonomy and evaluation of dense two-frame stereo correspondence algorithms International Journal of Computer Vision (IJCV) 47 1-3 2002 7 42
    • (2002) International Journal of Computer Vision (IJCV) , vol.47 , Issue.13 , pp. 7-42
    • Scharstein, D.1    Szeliski, R.2
  • 14
    • 0344983321 scopus 로고    scopus 로고
    • Comparison of graph cuts with belief propagation for stereo, using identical MRF parameters
    • M. Tappen, W. Freeman, Comparison of graph cuts with belief propagation for stereo, using identical MRF parameters, in: IEEE International Conference on Computer Vision (ICCV), vol. 2, 2003, pp. 900-906.
    • (2003) IEEE International Conference on Computer Vision (ICCV) , vol.2 , pp. 900-906
    • Tappen, M.1    Freeman, W.2
  • 17
    • 33847169495 scopus 로고    scopus 로고
    • FPGA implementation of a stereo matching processor based on window-parallel-and-pixel-parallel architecture
    • DOI 10.1109/MWSCAS.2005.1594327, 1594327, 2005 IEEE International 48th Midwest Symposium on Circuits and Systems, MWSCAS 2005
    • M. Hariyama, Y. Kobayashi, H. Sasaki, M. Kameyama, FPGA implementation of a stereo matching processor based on window-parallel-and-pixel-parallel architecture, in: Midwest Symposium on Circuits and Systems (MWSCAS), vol. 2, 2005, pp. 1219-1222. (Pubitemid 46290353)
    • (2005) Midwest Symposium on Circuits and Systems , vol.2005 , pp. 1219-1222
    • Hariyama, M.1    Yokoyama, N.2    Kameyama, M.3    Kobayashi, Y.4
  • 23
    • 33846100008 scopus 로고    scopus 로고
    • A phase-based stereo vision system-on-a-chip
    • J. Diaz, E. Ros, S.P. Sabatini, F. Solari, and S. Mota A phase-based stereo vision system-on-a-chip Biosystems 87 2-3 2006 314 321
    • (2006) Biosystems , vol.87 , Issue.23 , pp. 314-321
    • Diaz, J.1    Ros, E.2    Sabatini, S.P.3    Solari, F.4    Mota, S.5
  • 24
    • 33645696090 scopus 로고    scopus 로고
    • Reconfigurable hardware implementation of a phase-correlation stereo algorithm
    • A. Darabiha, W.J. MacLean, and J. Rose Reconfigurable hardware implementation of a phase-correlation stereo algorithm Machine Vision and Applications 17 2 2006 116 132
    • (2006) Machine Vision and Applications , vol.17 , Issue.2 , pp. 116-132
    • Darabiha, A.1    MacLean, W.J.2    Rose, J.3
  • 30
    • 51849151350 scopus 로고    scopus 로고
    • Dynamic programming approach to high frame-rate stereo correspondence: A pipelined architecture implemented on a field programmable gate array
    • S. Sabihuddin, J. Islam, W.J. MacLean, Dynamic programming approach to high frame-rate stereo correspondence: a pipelined architecture implemented on a field programmable gate array, in: Canadian Conference on Electrical & Computer Engineering (CCECE), 2008, pp. 1461-1466.
    • (2008) Canadian Conference on Electrical & Computer Engineering (CCECE) , pp. 1461-1466
    • Sabihuddin, S.1    Islam, J.2    MacLean, W.J.3
  • 31
    • 77957346885 scopus 로고    scopus 로고
    • FPGA implementation of dynamic programming stereo vision for high frame-rate tracking system
    • Bielefeld, Germany
    • S. Sabihuddin, W.J. MacLean, FPGA implementation of dynamic programming stereo vision for high frame-rate tracking system, in: International Conference on Computer Vision Systems, Bielefeld, Germany, 2007.
    • (2007) International Conference on Computer Vision Systems
    • Sabihuddin, S.1    MacLean, W.J.2
  • 33
    • 0036537472 scopus 로고    scopus 로고
    • A taxonomy and evaluation of dense two-frame stereo correspondence algorithms
    • 2
    • D. Scharstein, and R. Szeliski A taxonomy and evaluation of dense two-frame stereo correspondence algorithms International Journal of Computer Vision 47 1/2/3 2002 7 42
    • (2002) International Journal of Computer Vision , vol.47 , Issue.1-3 , pp. 7-42
    • Scharstein, D.1    Szeliski, R.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.