A novel stereo matching method for wide disparity range detection

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 3656 LNCS, Issue , 2005, Pages 643-650

  Han, Doongil ^a   Hwang, Dae Hwan ^b  

^a Sejong University   (South Korea)

^b Electronics and Telecommunications Research Institute (ETRI)   (South Korea)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER VISION; REAL TIME SYSTEMS; ROBOT APPLICATIONS;

8-BIT SUB-PIXEL DISPARITIES; REAL-LIME STEREO DEPTH MEASUREMENT; REAL-TIME RANGE ESTIMATION;

IMAGE PROCESSING;

EID: 33645999929     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/11559573_79     Document Type: Conference Paper

References (7)

1. Takeo Kanade, Atsushi Yoshida, Kazuo Oda, Hiroshi Kano and Masaya Tanaka: A Stereo Machine for Video-rate Dense Depth Mapping and Its New Applications, in Proceedings of IEEE Computer Society Conference on Computer Vision and Pattern Recognition, pp. 196-220, 18-20 June 1996.
2. Hong Jeong and Yuns Oh: A Parallel Real Time Implementation of Stereo Matching, in Proceedings of 15th International Symposium on Parallel and Distributed Processing, pp. 23-27, April 2001.
3. Ahmad Darabiha, Jonathan Rose and W. James MacLean: Video-Rate Stereo Depth Measurement on Programmable Hardware, in Proceedings of IEEE Computer Society Conference on Computer Vision and Pattern Recognition, 2003. vol. 1, pp. 1203-1210, June 2003.
4. John I. Woodfill, Gaile Gordon and Ron Buck: Tyzx DeepSea High Speed Stereo Vision System, in Proceedings of IEEE Computer Society Workshop on Real Time 3-D Sensors and Their Use, Conference on Computer Vision and Pattern Recognition, June 2004.
5. A. Koschan and V. Rodehorst: Towards Real-Time Stereo Employing Parallel Algorithms For Edge-Based And Dense Stereo Matching, in Proceedings of Computer Architecture for Maching Perception, pp. 233-241, Sept. 1995.
6. Olga Veksler. Stereo Correspondence with Compact Windows via Minimum Ratio Cycle, in IEEE Trans. Pattern Anal. Machine Intell., vol. 24, no. 12, pp. 1654-1660, 2002.
7. R. Sastry, N. Ranganathan and R. C. Jain: VLSI Architecture for High-Speed Range Estimation, in IEEE Trans. Pattern Anal. Machine Intell., vol. 17, no. 9, pp. 894-899, 1995