Verification of soft error detection mechanism through fault injection on hardware emulation platform

Proceedings of the International Conference on Dependable Systems and Networks

Volumn , Issue , 2010, Pages 113-118

  Ballan, Oscar ^a   Rossi, Umberto ^a   Wantens, Anne ^b   Daveau, Jean Marc ^b   Nappi, Salvatore ^c   Roche, Philippe ^b  

^a STMICROELECTRONICS   (Italy)

^b STMICROELECTRONICS   (France)

^c AED Innovation and System Engineering   (Italy)

Author keywords

Failure in time (FIT); Fault collection control unit (FCCU); Fault injection; Functional safety; Redundancy checker control unit (RCCU); Single event upset (SEU); Soft error rate (SER); Soft errors; Sphere of replication (SoR)

Indexed keywords

FAILURE-IN-TIME; FAULT COLLECTION CONTROL UNIT (FCCU); FAULT INJECTION; FUNCTIONAL SAFETY; SINGLE EVENT UPSETS; SOFT ERROR; SOFT ERROR RATE;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; ERROR CORRECTION; ERROR DETECTION; FAULT DETECTION; PROGRAMMABLE LOGIC CONTROLLERS; QUALITY ASSURANCE; REDUNDANCY; ROBUST CONTROL; ROBUSTNESS (CONTROL SYSTEMS); SPHERES; STATIC RANDOM ACCESS STORAGE; TECHNICAL PRESENTATIONS;

MICROPROCESSOR CHIPS;

EID: 77956595974     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSNW.2010.5542611     Document Type: Conference Paper

References (14)

1. P. Roche, K. Forbes, T. Heijmen, "Alliance Application Note on SER", ST-FSL-Philips Crolles2 Alliance, 2005.
2. P. Shivakumar, M. Kistlerand, S. W. Keckler, D. Burger, and L. Alvisi, "Modeling the effect of technology trends on the soft error rate of combinational logic, " in Proc. ACM International Conference on Dependable Systems and Networks, June 2002, pp. 389-398.
3. A. K. Nieuwland, S. Jasarevic, G. Jerin, "Combinational Logic Soft Error Analysis and Protection", Proceedings of the 12th IEEE International On-Line Testing Symposium (IOLTS 2006).
4. Draft International Standard ISO/DIS 26262, 2009.
5. D. Powell and E. Martins and J. Arlat and Y. Crouzet, "Estimators for Fault Tolerance Coverage Evaluation", IEEE Transactions on Computers, Vol 44, No 2, February 1995.
6. nd edition, American Mathematical Society, 2007.
7. J.M. Daveau, A. Blampey, G. Gasiot, J. Bulone, P. Roche, "An Industrial Fault Injection Platform for Soft-Error Dependability Analysis and Hardening of Complex System-On-a-Chip", IEEE International Reliability Physics Symposium (IRPS), 2009.
8. Johnson, A.C., and Thomopoulos, N.T., "Characteristics and Tables of the Partial Expectation of the Left-Truncated Normal Distribution", Proceedings of the Midwest Decision Sciences Institute, 2004, pp. 101-103.
9. Accellera, Standard Co-Emulation Modeling Interface, http://www.eda.org/ itc/.
10. Y. Sedaghat, S. G. Miremadi, "Classification of Activated Faults in the Flex Ray-Based Network", Journal of Electronic Testing, Draft Paper, 2009.
11. CEI International Standard IEC 61508, 1997.
12. R. Leveugle, A. Calvez, P. Maistri, P. Vanhauwaert, "Statistical Fault Injection, Quantified Error and Confidence", Proceeding ofthe Design Automation in Europe Conference, 2009.
13. T. Karnik, P. Hazucha, J.Patel, "Characterization of Soft Errors Caused by Single Event Upsets in CMOS Processes", IEEE Transactions on Dependable and Secure Computing, vol. 1, no. 2, April-June 2004.
14. R. Naseer, J. Draper, Y. Boulghassoul S. Das Gupta, A. Witulski, "Critical Charge and SET Pulse Widths for Combinational Logic in Commercial 90nm CMOS Technology", Proceedings ofthe 17th ACM Great Lakes Symposium on VLSI, GLSVLSI'07, March 11-13, 2007.