Fast scan algorithms on graphics processors

Proceedings of the International Conference on Supercomputing

Volumn , Issue , 2008, Pages 205-213

  Dotsenko, Yuri ^a   Govindaraju, Naga K ^a   Sloan, Peter Pike ^a   Boyd, Charles ^a   Manferdelli, John ^a  

^a MICROSOFT   (United States)

Author keywords

All prefix sum; GPGPU; GPU; HPC; Many core; Parallel algorithm; Scan; Segmented scan

Indexed keywords

ALGORITHMS; COLOR IMAGE PROCESSING; COMPUTERS; DATA STORAGE EQUIPMENT; INTELLIGENT CONTROL; PROGRAM PROCESSORS;

ALL-PREFIX-SUM; GPGPU; GPU; HPC; MANY-CORE; SEGMENTED SCAN;

PARALLEL ALGORITHMS;

EID: 57349184047     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1375527.1375559     Document Type: Conference Paper

References (19)

1. Iverson, K. E. A Programming Language. Wiley, New York, 1962.
2. Schwartz, J. T. Ultraeomputers. ACM Transactions on Programming Languages and Systems, 2(4), pp 484-521, Oct. 1980.
3. NVIDIA. NVIDIA CUDA Compute Unified Device Architecture Programming Guide, v. 1.1, Nov. 2007, http://developer.download.nvidia.com/compute/cuda/1-1/ NVIDIA-CUDA-Programming-Guide-1.1.pdf.
4. Blelloch, G. E. Prefix Sums and Their Applications. Technical Report CMU-CS-90-190, Carnegie Mellon University, Pittsburgh, PA, Nov. 1990. Book Chapter in Synthesis of Parallel Algorithms, Reif, J. H. (Ed.).
5. Harris, M., Sengupta, S., and Owens, J. D. Parallel Prefix Sum (Scan) with CUDA. GPU Gems 3, Hguyen, H. (Ed.). Addison-Wesley, Aug. 2007, ch. 39.
6. Sengupta, S., Harris, M., Zhang, Y., and Owens, J. D. Scan Primitives for GPU Computing. Graphics Hardware 2007. San Diego, CA, Aug. 2007.
7. Chatterjee, S., Blelloch, G. E., and Zagha, M. Scan Primitives for Vector Computers. Proceedings of the 1990 Conference on Supercomputing. New York, NY, 1990, pp. 666 - 675.
8. NVIDIA CUDA SDK. http://developer.nvidia.com/object/cuda.html.
9. CUDA Data Parallel Primitives Library - CUDPP. http://www.gpgpu.Org/ developer/cudpp/rel/rel-gems3/html/i ndex.html.
10. Blelloch, G. E. Scans as Primitive Parallel Operations. Proceeding of the International Conference on Parallel Processing. 1987, pp 355-362.
11. Horn, D. Stream Reduction Operations for GPGPU Applications. GPU Gems 2, Pharr, M. (Ed.). Addison-Wesley, pp 573-589.
12. Hensley, J., Scheuermann, T., Coombe, G., Singh, M., Lastra A. Fast Summed-Area Table Generation and its Applications. Computer Graphics Forum 24 (3), pp. 547-555.
13. Sengupta S., Lefohn A., and Owens, J. A Work-Efficient Step-Efficient Prefix-Sum Algorithm. Proceedings of the Workshop on Edge Computing Using New Commodity Architectures. Chapel Hill, NC, May 2006, pp. 26-27.
14. Cray-Cyber.org. Cray Y-MP EL. http://www.craycyber.org/systems/yel.php.
15. Hwu, W. and Kirk, D. UIUC ELE 498 ALI: Programming Massively Parallel Processors. http://courses.ece.uiuc.edu/ece498/all.
16. Blelloch, G. E., Heroux, M. A., and Zagha, M. Segmented Operations for Sparse Matrix Computation on Vector Multiprocessors. Tech. Rep. CMU-CS-93-173, School of Computer Science, Carnegie Mellon University, Aug. 1993.
17. Blelloch G. E. Vector Models for Data-Parallel Computing. MIT Press, 1990.
18. Greβ A., Guthe M., Klein R. GPU-based collision detection for deformable parameterized surfaces. Computer Graphics Forum 25, 3 (Sept. 2006), 497-506.
19. Blelloch, G. E., Siddhartha, C., Marco Z. Solving linear recurrences with loop raking. Journal of Parallel and Distributed Computing, 25(1), pp 91-97, Feb. 2005.