-
1
-
-
19344378572
-
-
Norwell, MA, USA: Kluwer Academic Publishers
-
G. A. Constantinides, P. Y. K. Cheung, and W. Luk, Synthesis And Optimization Of DSP Algorithms. Norwell, MA, USA: Kluwer Academic Publishers, 2004.
-
(2004)
Synthesis and Optimization of DSP Algorithms
-
-
Constantinides, G.A.1
Cheung, P.Y.K.2
Luk, W.3
-
2
-
-
35548992612
-
Using mixed precision for sparse matrix computations to enhance the performance while achieving 64-bit accuracy
-
A. Buttari, J. Dongarra, J. Kurzak, P. Luszczek, and S. Tomov, "Using mixed precision for sparse matrix computations to enhance the performance while achieving 64-bit accuracy," ACM Trans. Math. Softw., vol. 34, no. 4, pp. 1-22, 2008.
-
(2008)
ACM Trans. Math. Softw.
, vol.34
, Issue.4
, pp. 1-22
-
-
Buttari, A.1
Dongarra, J.2
Kurzak, J.3
Luszczek, P.4
Tomov, S.5
-
3
-
-
77954303195
-
Tesla c1060 computing processor board
-
January, [Online]. Available
-
Nvdia, "Tesla c1060 computing processor board," Tech. Rep., January 2007. [Online]. Available: http://www.nvidia.com/docs/IO/43395/BD-04111- 001-v05.pdf.
-
(2007)
Nvdia, Tech. Rep.
-
-
-
4
-
-
25844503119
-
Introduction to the cell multiprocessor
-
J. A. Kahle, M. N. Day, H. P. Hofstee, C. R. Johns, T. R. Maeurer, and D. Shippy, "Introduction to the cell multiprocessor," IBM J. Res. Dev., vol. 49, no. 4/5, pp. 589-604, 2005.
-
(2005)
IBM J. Res. Dev.
, vol.49
, Issue.4-5
, pp. 589-604
-
-
Kahle, J.A.1
Day, M.N.2
Hofstee, H.P.3
Johns, C.R.4
Maeurer, T.R.5
Shippy, D.6
-
5
-
-
63349111979
-
RAT: A methodology for predicting performance in application design migration to FPGAs
-
New York, NY, USA: ACM
-
B. Holland, K. Nagarajan, C. Conger, A. Jacobs, and A. D. George, "RAT: a methodology for predicting performance in application design migration to FPGAs," in Proc. Workshop on High-performance reconfigurable computing technology and applications. New York, NY, USA: ACM, 2007, pp. 1-10.
-
(2007)
Proc. Workshop on High-performance Reconfigurable Computing Technology and Applications
, pp. 1-10
-
-
Holland, B.1
Nagarajan, K.2
Conger, C.3
Jacobs, A.4
George, A.D.5
-
6
-
-
0142054116
-
Wordlength optimization for linear digital signal processing
-
Oct.
-
G. Constantinides, P. Cheung, and W. Luk, "Wordlength optimization for linear digital signal processing," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 10, pp. 1432-1442, Oct. 2003.
-
(2003)
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
, vol.22
, Issue.10
, pp. 1432-1442
-
-
Constantinides, G.1
Cheung, P.2
Luk, W.3
-
9
-
-
0004293209
-
-
Englewood Cliff, NJ: Prentice-Hall
-
R. E. Moore, Interval Analysis. Englewood Cliff, NJ: Prentice-Hall, 1966.
-
(1966)
Interval Analysis
-
-
Moore, R.E.1
-
10
-
-
70350068407
-
Finite precision bit-width allocation using SAT-modulo theory
-
A. B. Kinsman and N. Nicolici., "Finite precision bit-width allocation using SAT-modulo theory," in Proc. Int. Conf. DATE, 2009.
-
(2009)
Proc. Int. Conf. DATE
-
-
Kinsman, A.B.1
Nicolici, N.2
-
11
-
-
84950126944
-
Optimum wordlength allocation
-
G. Constantinides, P. Cheung, and W. Luk, "Optimum wordlength allocation," in Proc. IEEE Symp. on Field-Programmable Custom Computing Machines, 2002, pp. 219-228.
-
(2002)
Proc. IEEE Symp. on Field-Programmable Custom Computing Machines
, pp. 219-228
-
-
Constantinides, G.1
Cheung, P.2
Luk, W.3
-
13
-
-
84950137218
-
Précis: A design-time precision analysis tool
-
Washington, DC, USA: IEEE Computer Society
-
M. L. Chang and S. Hauck, "Précis: A design-time precision analysis tool," in Proc. IEEE Symp. on Field-Programmable Custom Computing Machines. Washington, DC, USA: IEEE Computer Society, 2002, pp. 229-238.
-
(2002)
Proc. IEEE Symp. on Field-Programmable Custom Computing Machines
, pp. 229-238
-
-
Chang, M.L.1
Hauck, S.2
-
14
-
-
0028737371
-
Search-based wordlength optimization for VLSI/DSP synthesis
-
H. Choi and W. Burleson, "Search-based wordlength optimization for VLSI/DSP synthesis," in Proc. Workshop on VLSI Signal Processing, VII, 1994, pp. 198-207.
-
(1994)
Proc. Workshop on VLSI Signal Processing
, vol.7
, pp. 198-207
-
-
Choi, H.1
Burleson, W.2
-
15
-
-
77954284922
-
Precision modeling and bit-width optimization of floating-point applications
-
Z. Zhao and M. Leeser, "Precision modeling and bit-width optimization of floating-point applications," in High Performance Embedded Computing, 2003, pp. 141-142.
-
(2003)
High Performance Embedded Computing
, pp. 141-142
-
-
Zhao, Z.1
Leeser, M.2
-
16
-
-
0035424364
-
Combined word-length optimization and high-level synthesis of digital signal processing systems
-
Aug.
-
K.-I. Kum and W. Sung, "Combined word-length optimization and high-level synthesis of digital signal processing systems," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 20, no. 8, pp. 921-930, Aug 2001.
-
(2001)
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
, vol.20
, Issue.8
, pp. 921-930
-
-
Kum, K.-I.1
Sung, W.2
-
17
-
-
10044296444
-
Affine arithmetic: Concepts and applications
-
J. de Figueiredo, Luiz Henrique Stolfi, "Affine arithmetic: concepts and applications," Numerical Algorithms, vol. 37, no. 1, pp. 147-158, 2004.
-
(2004)
Numerical Algorithms
, vol.37
, Issue.1
, pp. 147-158
-
-
De Figueiredo, J.1
Stolfi, L.H.2
-
20
-
-
10044296444
-
Affine arithmetic: Concepts and applications
-
L. H. D. Figueiredo and J. Stolfi, "Affine arithmetic: Concepts and applications," Numerical Algorithms, vol. 37, no. 1, pp. 147-158, 2003.
-
(2003)
Numerical Algorithms
, vol.37
, Issue.1
, pp. 147-158
-
-
Figueiredo, L.H.D.1
Stolfi, J.2
-
22
-
-
84972584455
-
Representing polynomials by positive linear functions on compact convex polyhedra
-
D. Handelman, "Representing polynomials by positive linear functions on compact convex polyhedra," Pac. J. Math, vol. 132, no. 1, pp. 35-62, 1988.
-
(1988)
Pac. J. Math
, vol.132
, Issue.1
, pp. 35-62
-
-
Handelman, D.1
-
23
-
-
34547422405
-
MPFR: A multiple-precision binary floating-point library with correct rounding
-
June
-
L. Fousse, G. Hanrot, V. Lefèvre, P. Pélissier, and P. Zimmermann, "MPFR: A multiple-precision binary floating-point library with correct rounding," ACM Trans. Math. Softw., vol. 33, no. 2, June 2007.
-
(2007)
ACM Trans. Math. Softw.
, vol.33
, Issue.2
-
-
Fousse, L.1
Hanrot, G.2
Lefèvre, V.3
Pélissier, P.4
Zimmermann, P.5
|