Accelerating Viola-Jones face detection to FPGA-level using GPUs

Proceedings - IEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2010

Volumn , Issue , 2010, Pages 11-18

  Hefenbrock, Daniel ^a   Oberg, Jason ^a   Thanh, Nhat Tan Nguyen ^a   Kastner, Ryan ^a   Baden, Scott B ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Acceleration; Face detection; Field programmable gate array; Graphical processing unit

Indexed keywords

DEVELOPMENT COSTS; FACE DETECTION; FACE DETECTION ALGORITHM; FPGA IMPLEMENTATIONS; FUTURE RESEARCH DIRECTIONS; GPU IMPLEMENTATION; GRAPHICAL PROCESSING UNIT; GRAPHICAL PROCESSING UNITS; PERFORMANCE PROGRAMMING; VIDEO SURVEILLANCE;

BIOMETRICS; COMPUTER GRAPHICS EQUIPMENT; COMPUTERS; LOGIC GATES; PROGRAM PROCESSORS; SECURITY SYSTEMS;

HUMAN COMPUTER INTERACTION;

EID: 77954300642     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FCCM.2010.12     Document Type: Conference Paper

References (17)

1. Opencv. [Online]. Available: http://sourceforge.net/projects/ opencvlibrary/.
2. J. Cho, B. Benson, S. Mirzaei, and R. Kastner, "Parallelized architecture of multiple classifiers for face detection," in ASAP '09: Proceedings of the 2009 20th IEEE International Conference on Application-specific Systems, Architectures and Processors. Washington, DC, USA: IEEE Computer Society, 2009, pp. 75-82.
3. Catapult c synthesis. Mentor Graphics. [Online]. Available: http://www.mentor.com/products/esl/high-level-synthesis/catapult-synthesis.
4. J. P. Harvey, "Gpu acceleration of object classification algorithms using nvidia cuda," Master's thesis, Rochester Institute of Technology, Rochester, NY, Sept. 2009.
5. T. Theocharides, N. Vijaykrishnan, and M. Irwin, "A parallel architecture for hardware face detection," in Emerging VLSI Technologies and Architectures, 2006. IEEE Computer Society Annual Symposium on, vol. 00, March 2006, pp. 2 pp.-.
6. Y. Wei, X. Bing, and C. Chareonsak, "Fpga implementation of adaboost algorithm for detection of face biometrics," in Biomedical Circuits and Systems, 2004 IEEE International Workshop on, Dec. 2004, pp. S1/6-17-20.
7. V. Nair, P.-O. Laprise, and J. J. Clark, "An fpga-based people detection system," EURASIP J. Appl. Signal Process., vol. 2005, pp. 1047-1061, 2005.
8. C. Gao and S.-L. Lu, "Novel fpga based haar classifier face detection algorithm acceleration," in Field Programmable Logic and Applications, 2008. FPL 2008. International Conference on, Sept. 2008, pp. 373-378.
9. J. Cho, S. Mirzaei, J. Oberg, and R. Kastner, "Fgpa-based face detection system using haar classifiers," in FPGA '09: Proceeding of the ACM/SIGDA international symposium on Field programmable gate arrays. New York, NY, USA: ACM, 2009, pp. 103-112.
10. P. Viola and M. Jones, "Robust real-time face detection," Computer Vision, IEEE International Conference on, vol. 2, p. 747, 2001.
11. NVIDIA CUDA Programming Guide Version 2.3.1, NVIDIA, Aug. 2009. [Online]. Available: http://developer.download.nvidia.com/compute/cuda/2-3/toolkit/docs/ NVIDIA-CUDA-Programming-Guide-2.3.pdf.
12. Message passing interface forum. [Online]. Available: http://www.mpi-forum.org.
13. NCSA Intel 64 Tesla Linux Cluster Lincoln Technical Summary, NCSA, University of Illinois. [Online]. Available: http://www.ncsa.illinois.edu/ UserInfo/Resources/Hardware/Intel64TeslaCluster/TechSummary.
14. Convey computer. [Online]. Available: http://www.conveycomputers.com/.
15. Xilinx products. Xilinx. [Online]. Available: http://www.xilinx.com/ products/.
16. Nvidia products. NVIDIA. [Online]. Available: http://www.nvidia.com/page/ products.html.
17. Xpower estimator. Xilinx. [Online]. Available: http://www.xilinx.com/ products/design-resources/power-central/.