Design and implementation of safety functions on a novel CPLD-based fail-safe system architecture

17th IEEE International Conference and Workshops on the Engineering of Computer-Based Systems, ECBS 2010

Volumn , Issue , 2010, Pages 206-212

  Grießnig, Gerhard ^a   Mader, Roland ^a,b   Steger, Christian ^b   Weiß, Reinhold ^b  

^a AVL LIST GMBH   (Austria)

^b GRAZ UNIVERSITY OF TECHNOLOGY   (Austria)

Author keywords

CPLD; Fail safe system; IEC 61508; Safety; Safety function; Safety critical embedded system

Indexed keywords

COST PER UNIT; IEC 61508; INDUSTRIAL AUTOMATION; ISO 13849; NEW APPROACHES; NOVEL HARDWARE; PERMANENT FAULTS; RESEARCH EFFORTS; SAFETY FUNCTIONS; SAFETY INTEGRITY; SAFETY-CRITICAL EMBEDDED SYSTEMS; SIEMENS; SYSTEM ARCHITECTURES; SYSTEM-BASED;

DIGITAL TO ANALOG CONVERSION; MICROCONTROLLERS; SAFETY ENGINEERING;

EMBEDDED SYSTEMS;

EID: 77953196471     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECBS.2010.29     Document Type: Conference Paper

References (14)

1. P. Sundaram and J. G. D'Ambrosio, "Controller Integrity in Automotive Failsafe System Architectures," SAE Transactions, vol. 115, pp. 370-377, 2006.
2. G. Grießnig, C. Steger, and W. Reinhold, "CPLD basierende homogen redundante fehlersichere Architektur," in Proc. of the Informationstagung Mikroelektronik (ME 2008), Oct. 2008, pp. 201-205.
3. G. Grießnig, R. Mader, C. Steger, and W. Reinhold, "Fault Insertion Testing of a Novel CPLD-based Fail-Safe System," in Proc. of the conference on Design, Automation & Test (DATE'09). IEEE, Apr. 2009, pp. 214-219.
4. M. Baleani, A. Ferrari, L. Mangeruca, A. L. Sangiovanni-Vincentelli, M. Peri, and S. Pezzini, "Fault-tolerant Platforms for Automotive Safety-Critical Applications," in Proc. of the International Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES'03). ACM, Nov. 2003, pp. 170-177.
5. R. Mariani and P. Fuhrmann, "Comparing fail-safe microcontroller architectures in light of IEC 61508," in Proc. of the 22nd International Symposium on Defect and Fault Tolerance in VLSI Systems. IEEE, Sep. 2007, pp. 123-131.
6. R. Mariani, G. Boschi, and F. Colucci, "Using an innovative SoC-level FMEA methodology to design in compliance with IEC61508," in Proc. of the Design, Automation & Test in Europe Conference and Exhibition (DATE'07). IEEE, Apr. 2007, pp. 1-6.
7. J. Alvarez, J. Marcos, and S. Fernandez, "Safe PLD-based Programmable Controllers," in Proc. of the International Conference on Field Programmable Logic and Applications, vol. 2, Aug. 2005, pp. 559-562.
8. C. Bolchini, R. Montandon, F. Salice, and D. Sciuto, "Design of VHDL-Based Totally Self-Checking Finite-State Machine and Data-Path Descriptions," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 8, pp. 98-103, Feb. 2000.
9. IEC, "IEC 61508, Functional Safety of Electrical/Electronic/ Programmable Electronic Safety-Related Systems, part 1-7," 2002.
10. A. Söderberg, J. Hérard, and L. B. Mortensen, "Guideline for Design and Safety Validation of Safety-Critical Functions Realized with Hardware Description Language," Nordic Innovation Centre, Tech. Rep., 2005.
11. IEC, "IEC 61800-5-2, Adjustable Speed Electrical Power Drive Systems," 2005.
12. ISO, "EN ISO 13849, Safety of Machinery, part 1-2," 2006.
13. P. Leventis, B. Vest, M. Hutton, and D. Lewis, "MAX II: A Low-Cost, High-Performance LUT-Based CPLD," in Proc. of the Custom Integrated Circuits Conference. IEEE, Oct. 2004, pp. 443-446.
14. OMG, "OMG Systems Modeling Language (OMG SysML), V1.0," 2007.