Demonstration of Run-time Spatial Mapping of Streaming Applications to a Heterogeneous Multi-Processor System-on-Chip (MPSoC)

Dagstuhl Seminar Proceedings

Volumn 7101, Issue , 2007, Pages

  Hölzenspies, Philip K F ^a   Kuper, Jan ^a   Smit, Gerard J M ^a   Hurink, Johann ^a  

^a UNIVERSITY OF TWENTE   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

MULTIPROCESSING SYSTEMS; SYSTEM-ON-CHIP;

MULTI PROCESSOR SYSTEM ON CHIPS; RUNTIMES; SPATIAL MAPPING; STREAMING APPLICATIONS;

MAPPING;

EID: 77953100007     PISSN: 18624405     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. Arthur Abnous. Low-Power Domain-Specific Processors for Digital Signal Processing. PhD thesis, University of California, Berkeley, 2001.
2. G. Bilsen, M. Engels, R. Lauwereins, and J. Peperstraete. Cycle-static dataflow. Signal Processing, IEEE Transactions on Signal Processing, 44(2):397–408, 1996.
3. Tilera Corporation. Tile64™ processor product brief. Corporate product brief.
4. William James Dally, Ujval J. Kapasi, Brucek Khailany, and Abhishek Ahn, Jung Hoand-Das. Stream processors: Progammability and efficiency. Queue, 2(1):52–62, 2004.
5. Giovanni de Micheli and Luca Benini. Networks on chip: A new paradigm for systems on chip design. In DATE’02: Proceedings of the conference on Design, automation and test in Europe, page 418, Washington, DC, USA, 2002. IEEE Computer Society.
6. Paul M. Heysters. Coarse-Grained Reconfigurable Processors – Flexibility meets Efficiency. PhD thesis, University of Twente, Enschede, The Netherlands, sep 2004.
7. James A. Kahle, Michael N. Day, H. Peter Hofstee, Theodore R. Johns, Charles R. andMaeurer, and David Shippy. Introduction to the cell multiprocessor. IBM Journal of Research and Development, 49(4/5):589–604, July/September 2005.
8. Nikolay Kavaldjiev. A run-time reconfigurable Network-on-Chip for streaming DSP applications. PhD thesis, University of Twente, 2006.
9. E.A. Lee and D.G. Messerschmitt. Synchronous dataflow. In Proceedings of the IEEE, volume 75(9), pages 1235 – 1245, September 1987.
10. Silvano Martello and Paolo Toth. Knapsack problems: algorithms and computer implementations. John Wiley & Sons, Inc., 1990.
11. T. Ojanpera and R. Prasad. An overview of air interface multiple access for imt-2000/umts. IEEE Commun. Mag., 36(9):82–95, September 1998.
12. G.J.M. Smit, Andre B.J. Kokkeler, Pascal T. Wolkotte, Philip K.F. Hölzenspies, Marcel D. van de Burgwal, and Paul M. Heysters. The chameleon architecture for streaming dsp applications. EURASIP Journal on Embedded Systems, 2007:78082, 2007.
13. L.T. Smit, J.L. Hurink, and G.J.M. Smit. Run-time mapping of applications to a heterogeneous soc. In Proceedings of the 2005 International Symposium on System-on-Chip, pages 78–81, November 2005.
14. Michael Bredford Taylor, Jason Kim, Jason Miller, David Wentzlaff, Fae Ghodrat, Ben Greenwald, Henry Hoffman, Paul Johnson, Jae-Wook Lee, Walter Lee, Albert Ma, Arvind Saraf, Mark Seneski, Nathan Shnidman, Volker Strumpen, Matt Frank, Saman Amarasinghe, and Anant Agarwal. The raw microprocessor: A computational fabric for software circuits and general-purpose programs. IEEE Micro, 22(2):25–35, 2002.
15. Maarten Wiggers, Marco Bekooij, and G.J.M. Smit. Efficient computation of buffer capacities for cyclo-static dataflow graphs. In DAC’07: Proceedings of the 44th annual conference on Design automation, pages 658–663, New York, NY, USA, 2007. ACM Press.