A fast and accurate method for interconnect current calculation

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn 2003-January, Issue , 2003, Pages 37-42

  Shao, Muzhou ^a   Wong, D F ^b   Gao, Youxin ^c   Cao, Huijing ^d   Yuan, Li Pen ^c  

^a University of Texas at Austin   (United States)

^b UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

^c SYNOPSYS INC   (United States)

^d Motorola China Research Center   (China)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT SIMULATION; COMPUTER AIDED DESIGN; DESIGN; ERRORS; FORESTRY; INTEGRATED CIRCUIT DESIGN; INTEGRATED CIRCUIT INTERCONNECTS;

AVERAGE DEVIATION; CIRCUIT SIMULATORS; DESIGN SYNTHESIS; ELECTROMIGRATION PROBLEMS; HIGH CURRENT DENSITIES; HIGH-ORDER MOMENTS; MOMENT-MATCHING; SYSTEM RELIABILITY;

SPICE;

EID: 77952663397     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2003.1194990     Document Type: Conference Paper

References (17)

1. David Gibson, "Statistical reliability prediction," Integrated Reliability Workshop, 1995. Final Report., pp. 161, Oct. 1995.
2. C.X. Huang; B. Zhang; An-Chang Deng; B. Swirski, "The design and implementation of PowerMill", Proc. Intl. Workshop Low-Power Design, pp. 105-110, Apr. 1995.
3. B.-K. Liew; N.W. Cheung; C. Hu, "Projecting interconnect elettomigration lifetime for arbitrary current waveform," IEEE Trans. on Electron Devices, vol.37, pp.1343-1351, 1990.
4. B.-K. Liew; P. Fang; N.W. Cheung; C. Hu, "Circuit reliability simulator for interconnect, via, and contact electromigration",," IEEE Trans. Electron Devices, vol. 39, pp. 2472-2479, Nov. 1992.
5. Ping-Chung Li, Young, T.K, "Electromigration: the time bomb in deep-submicron ICs", IEEE Spectrum, Vol. 33 Sept., pp 75-78, 1996.
6. I. A. Maiz, "Characterization of Electromigration Under Bidirectional (BC) and Pulsed Unidirectional (PDC) Currents", Proc. of Intl. Reliability Physics Symposium, pp. 220-228, 1989.
7. Noel Menezes; Satyamurthy Pullela; Florentin Dartu; Lawrence T. Pillage, "Rc Interconnect Synthesis-a Moment Fitting Approach", Proc. IEEE/ACM Intl. Conf. Computer-Aided Design, pp. 418-425, Nov. 1994.
8. L. T. Pillage and R. A. Rohrer, "Asymptotic waveform evaluation for timing analysis," IEEE Trans. Computer-Aided Design, vol. 9, pp.352-366, Apr. 1990.
9. C.L. Ratzlaff; L.T. Pillage, "RICE: rapid interconnect circuit evaluation using AWE", IEEE Trans.Computer-Aided Design of Integrated Circuits and Systems, Vol. 13, pp. 763-776, June 1994.
10. Semiconductor Industry Association, " International Technology Roadmap for Semiconductors 1999 Edition", 2000.
11. Semiconductor Industry Association, " International Technology Roadmap for Semiconductors 2000 Update", 2000.
12. G. Steele; D. Overhauser; S. Rochel; S. Z. Hussain, "Full-chip verification methods for DSM power distribution systems ", Proc. of Design Automation Conference, pp. 744-749, 1998.
13. Bogdan Tutuianu; Florentin Dartu; Lawrence T. Pileggi, "An Explicit RC-Circuit Delay Approximation Based on the First Three Moments of the Impulse Response ", Proceedings of 33th Design Automation Conference, June 1996.
14. Jiang Tao; Cheung, N.W.; Chenming Hu, "An electromigration failure model for interconnects under pulsed and bidirectional current stressing," IEEE Trans. Electron Devices, vol. 41, pp. 539-545, Apr. 1994.
15. Robert H. Tu; Elyse Rosenbaum; Wilson Y. Chan; Chester C. Li; Eric Minami; Khandker Quader; Ping K. Ko; Chenming Hu, "Berkeley reliability tools-BERT", IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 12, pp. 1523-1534 Oct. 1993.
16. Xiangdong Xuan; Abhijit Chatterjee, "Sensitivity and reliability evaluation for mixed-signal ICs under electromigration and hot-carrier effects" Proc. IEEE Intl. Symposium on Defect and Fault Tolerance in VLSI Systems, pp. 323-328, 2001.
17. D. Young, A. Christou, "Failure Mechanism Models for Electromigration", IEEE Trans. on Reliability, Vol. 43, no. 2, pp. 186-192, 1994.