Modeling GPU-CPU workloads and systems

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn , Issue , 2010, Pages 31-42

  Kerr, Andrew ^a   Diamos, Gregory ^a   Yalamanchili, Sudhakar ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

CUDA; GPGPU; Ocelot; OpenCL; Parboil; PTX; Rodinia

Indexed keywords

APPLICATION DEVELOPMENT; APPLICATION DOMAINS; COMPREHENSIVE ANALYSIS; DOMAIN EXPERTS; DYNAMIC COMPILER; EMPIRICAL EVALUATIONS; FRAME-WORK; HETEROGENEOUS PLATFORMS; HETEROGENEOUS PROCESSORS; HETEROGENEOUS SYSTEMS; HIGH PERFORMANCE APPLICATIONS; MULTIPLE PROCESSORS; PROGRAM BEHAVIOR; PROGRAM OPTIMIZATION; PROGRAMMING ENVIRONMENT; RODINIA; STATISTICAL ANALYSIS; SYSTEM ARCHITECTURES;

OPTIMIZATION;

PROGRAM COMPILERS;

EID: 77952256778     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1735688.1735696     Document Type: Conference Paper

References (19)

1. A. Bakhoda, G. Yuan, W. W. L. Fung, H. Wong, and T. M. Aamodt. Analyzing cuda workloads using a detailed gpu simulator. In IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), Boston, MA, USA, April 2009.
2. J. Boyle and R. Dykstra. A method of finding projections onto the intersection of convex sets in hilbert spaces. 37:28-47, 1986.
3. S. Che, M. Boyer, J. Meng, D. Tarjan, J. Sheaffer, S.-H. Lee, and K. Skadron. Rodinia: A benchmark suite for heterogeneous computing. In Workload Characterization, 2009. IISWC 2009. IEEE International Symposium on, pages 44-54, Oct. 2009.
4. S. Collange, D. Defour, and D. Parello. Barra, a modular functional gpu simulator for gpgpu. Technical Report hal-00359342, 2009.
5. A. Corporation. The arm cortex-a9 processors. white paper, ARM, September 2009.
6. G. Diamos. The design and implementation ocelot's dynamic binary translator from ptx to multi-core x86. Technical report, CERCS, 2009.
7. L. Eeckhout, H. Vandierendonck, and K. De Bosschere. Designing computer architecture research workloads. Computer, 36(2):65-71, Feb 2003.
8. K. O. W. Group. The OpenCL Specification, December 2008.
9. V. Grover, S. Lee, and A. Kerr. Plang: Translating nvidia ptx language to llvm ir machine, 2009.
10. S. Hong and H. Kim. An analytical model for a gpu architecture with memory-level and thread-level parallelism awareness. SIGARCH Comput. Archit. News, 37(3):152-163, 2009.
11. IMPACT. The parboil benchmark suite, 2007.
12. Intel. Intel graphics media accelerator x3000. Technical report, 2009.
13. A. Kerr, G. Diamos, and S. Yalamanchili. A characterization and analysis of ptx kernels. Workload Characterization, 2009. IISWC 2009. IEEE International Symposium on, 2009.
14. C. Lattner and V. Adve. LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. In Proceedings of the 2004 International Symposium on Code Generation and Optimization (CGO'04), Palo Alto, California, Mar 2004.
15. B. F. Manly. Multivariate statistical methods: a primer. Chapman & Hall, Ltd., London, UK, UK, 1986.
16. NVIDIA. NVIDIA Compute PTX: Parallel Thread Execution. NVIDIA Corporation, Santa Clara, California, 1.3 edition, October 2008.
17. NVIDIA. NVIDIA CUDA Compute Unified Device Architecture. NVIDIA Corporation, Santa Clara, California, 2.1 edition, October 2008.
18. A. Phansalkar, A. Joshi, and L. K. John. Analysis of redundancy and application balance in the spec cpu2006 benchmark suite. SIGARCH Comput. Archit. News, 35(2):412-423, 2007.
19. J. Stratton, S. Stone, and W. mei Hwu. Mcuda: An efficient implementation of cuda kernels on multi-cores. Technical Report IMPACT-08-101, University of Illinois at Urbana-Champaign, March 2008.