MacroSS: Macro-SIMDization of streaming applications

International Conference on Architectural Support for Programming Languages and Operating Systems - ASPLOS

Volumn , Issue , 2010, Pages 285-296

  Hormati, Amir H ^a   Choi, Yoonseo ^a   Woh, Mark ^a   Kudlur, Manjunath ^b   Rabbah, Rodric ^c   Mudge, Trevor ^a   Mahlke, Scott ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

^b NVIDIA   (United States)

^c IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

Compiler; Optimization; SIMD architecture; Streaming

Indexed keywords

APPLICATION DOMAINS; ARCHITECTURAL MODIFICATION; AREA OVERHEAD; COMMUNICATION PATTERN; COMPILER OPTIMIZATIONS; COMPUTING MARKETS; CORE SYSTEMS; DATA ELEMENTS; DATA-LEVEL PARALLELISM; EMBEDDED DOMAINS; GRAPH STRUCTURES; HIGH-LEVEL INFORMATION; IDEAL SOLUTIONS; MEMORY SYSTEMS; MULTICORE ARCHITECTURES; SCALAR CODE; SIMD ARCHITECTURE; SINGLE INSTRUCTION , MULTIPLE DATUM; STREAMING APPLICATIONS; TILED ARCHITECTURE;

COMPUTER OPERATING SYSTEMS; LINGUISTICS; MACROS; MICROPROCESSOR CHIPS; OPTIMIZATION; QUERY LANGUAGES;

PROGRAM COMPILERS;

EID: 77952252026     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1736020.1736053     Document Type: Conference Paper

References (31)

1. R. Allen and K. Kennedy. Pfc: A program to convert fortran to parallel form. Technical Report 82-86, Dept. of Math. Sciences., Rice University, Mar. 1982.
2. R. Allen and K. Kennedy. Automatic translation of fortran programs to vector form. ACM TOPLAS, 9(4):491-542, 1987.
3. R. Allen and K. Kennedy. Optimizing compilers for modern architectures: A dependence-based approach. Morgan Kaufmann Publishers Inc., 2002.
4. ARM Ltd. ARM Neon, 2009. http://www.arm.com/miscPDFs/6629.p df.
5. I. Buck et al. Brook for GPUs: Stream computing on graphics hardware. ACM Trans. Gr., 23(3):777-786, Aug. 2004.
6. M. Chen, X. Li, R. Lian, J. Lin, L. Liu, T. Liu, and R. Ju. Shangrila: Achieving high performance from compiled network applications while enabling ease of programming. In Proc. '05 PLDI, pages 224-236, June 2005.
7. A. E. Eichenberger, P. Wu, and K. O'Brien. Vectorization for simd architectures with alignment constraints. In Proc. '04 PLDI, pages 82-93, 2004.
8. GNU Compiler Collection. Gcc 4.3.2, 2008. http://gcc.gnu.org/gcc-4.3/.
9. M. Gordon, W. Thies, M. Karczmarek, J. Lin, A. Meli, A. Lamb, C. Leger, J. Wong, H. Hoffmann, D. Maze, and S. Amarasinghe. A stream compiler for communication-exposed architectures. In 10th ASPLOS, pages 291-303, Oct. 2002.
10. M. I. Gordon, W. Thies, and S. Amarasinghe. Exploiting coarse-grained task, data, and pipeline parallelism in stream programs. In 12th ASPLOS, pages 151-162, 2006. (Pubitemid 46160720)
11. IBM. Cell Broadband Engine Architecture, Mar. 2006.
12. Intel. Intel sse4, 2006. http://download.intel.com/technology/ architecture/new-instructions-paper.pdf.
13. Intel. Intel Core i7, 2008. http://www.intel.com/products/processor/ corei7/index.htm.
14. Intel. Intel compiler, 2009. software.intel.com/en-us/intel-compilers/.
15. M. Kudlur and S. Mahlke. Orchestrating the execution of stream programs on multicore platforms. In Proc. '08 PLDI, pages 114-124, June 2008.
16. S. Larsen and S. Amarasinghe. Exploiting superword level parallelism with multimedia instruction sets. In Proc. '00 PLDI, pages 145-156, June 2000.
17. E. Lee and D. Messerschmitt. Synchronous data flow. Proc. IEEE, 75(9):1235-1245, 1987.
18. J. H. Moreno, V. Zyuban, U. Shvadron, F. D. Neeser, J. H. Derby,M. S. Ware, K. Kailas, A. Zaks, A. Geva, S. Ben-David, S. W. Asaad, T. W. Fox, D. Littrell, M. Biberstein, D. Naishlos, and H. Hunter. An innovative low-power high-performance programmable signal processor for digital communications. IBM Jrn. of Research and Development, 47(2-3):299-326, 2003.
19. A. Munshi. Opencl parallel computing on the gpu and cpu., 2008.
20. M. Narayanan and K. A. Yelick. Generating permutation instructions from a high-level description. In In Proc. MSP'04, 2004.
21. D. Nuzman and R. Henderson. Multi-platform auto-vectorization. In Proc. 2006 CGO, pages 281-294, 2006.
22. D. Nuzman, I. Rosen, and A. Zaks. Auto-vectorization of interleaved data for simd. In Proc. '06 PLDI, pages 132-142, 2006.
23. D. Nuzman and A. Zaks. Outer-loop vectorization - revisited for short simd architectures. pages 2-11, 2008.
24. Nvidia. CUDA Programming Guide, June 2007. http://developer.download. nvidia.com/compute/cuda.
25. G. Ren, P. Wu, and D. Padua. Optimizing data permutations for simd devices. In Proc. '06 PLDI, pages 118-131, 2006. (Pubitemid 44074926)
26. D. Seal. ARM Architecture Reference Manual. Addison-Wesley, London, UK, 2000.
27. L. Seiler et al. Larrabee: a many-core x86 architecture for visual computing. ACM Trans. Gr., 27(3):1-15, 2008.
28. F. Semiconductor. Altivec, 2009. www.freescale.com/altivec.
29. W. Thies, M. Karczmarek, and S. P. Amarasinghe. StreamIt: A language for streaming applications. In Proc. 02 CC, pages 179-196, 2002.
30. Tilera. Tile64 processor - product brief, 2008. http://www.tilera.com/ pdf/.
31. P. Wu, A. E. Eichenberger, and A. Wang. Efficient simd code generation for runtime alignment and length conversion. In Proc. 2005 CGO, pages 153-164, 2005.