A wideband mm-wave CMOS receiver for Gb/s communications employing interstage coupled resonators

Digest of Technical Papers - IEEE International Solid-State Circuits Conference

Volumn 53, Issue , 2010, Pages 220-221

  Vecchi, Federico ^a,b   Bozzola, Stefano ^a   Pozzoni, Massimo ^c   Guermandi, Davide ^c   Temporiti, Enrico ^c   Repossi, Matteo ^c   Decanis, Ugo ^a   Mazzanti, Andrea ^d   Svelto, Francesco ^a  

^a UNIVERSITY OF PAVIA   (Italy)

^b SCUOLA UNIVERSITARIA SUPERIORE IUSS PAVIA   (Italy)

^c STMICROELECTRONICS   (Italy)

^d UNIVERSITY OF MODENA AND REGGIO EMILIA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG PROCESSING; APPLICATION REQUIREMENTS; CIRCUIT TECHNIQUES; CMOS RECEIVERS; COUPLED RESONATOR; FOUR-CHANNEL; LOW-POWER CONSUMPTION; MM WAVES; MM-WAVE; PROCESS VARIATION; REFERENCE SIGNALS; RF BANDWIDTHS; SCALED CMOS; TECHNOLOGY DEPLOYMENT; ULTRA-WIDE; UNLICENSED SPECTRUM; WIDE-BAND; WIRELESS COMMUNICATIONS;

CMOS INTEGRATED CIRCUITS; MICROPROCESSOR CHIPS; MILLIMETER WAVES; SENSITIVITY ANALYSIS; WIRELESS TELECOMMUNICATION SYSTEMS;

RADIO BROADCASTING;

EID: 77952164606     PISSN: 01936530     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISSCC.2010.5433953     Document Type: Conference Paper

References (10)

1. C. Marcu, D. Chowdhury, C. Thakkar, L. Kong, M. Tabesh, J. Park, Y. Wang, B. Afshar, A. Gupta, A. Arbabian, S. Gambini, R. Zamani, A. M. Niknejad and E. Alon, "A 90nm CMOS low-power 60GHz transceiver with integrated base-band circuitry", ISSCC Dig. Tech. Papers, pp. 314-315, Feb. 2009.
2. st Edition, Dec. 2008. [Online]. Available: http://www.ecma-international. org/publications/files/ECMA-ST/Ecma-387.pdf.
3. T. H. Lee, "The design of CMOS radio-frequency integrated circuits", Cambridge U.K., Cambridge University Press, 1998.
4. B. Hanalui and A. Hajimiri, "Bandwidth enhancement for transimpedance amplifiers", IEEE J. Solid-State Circuits, vol. 39, no.8, pp. 1263-1270, Aug 2004.
5. I. Zverev, "Handbook of filter synthesis", New York, Wiley, 1967.
6. M. Tiebout, "A CMOS Direct Injection-Locked Oscillator Topology as High-Frequency Low-Power Frequency Divider", IEEE J. Solid-State Circuits, vol. 39, no. 7, pp. 1170-1174, July 2004.
7. J. E. Rogers, J. R. Long, "A 10-Gb/s CDR/DEMUX With LC Delay Line VCO in 0.18-um CMOS", IEEE J. Solid-State Circuits, vol. 37, no. 12, pp. 1781-1789, Dec. 2002.
8. K. Scheir, S. Bronckers, J. Borremans, P. Wambacq and Y. Rolain, "A 52 GHz Phased-Array Receiver Front-End in 90 nm Digital CMOS", IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2651-2659, Dec. 2008.
9. A. Parsa and B. Razavi, "A New Transceiver Architecture for the 60-GHz Band", IEEE J. Solid-State Circuits, vol. 44, no. 3, pp. 751-762, March 2009.
10. A. Tomkins, R. A. Aroca, T. Yamamoto, S. T. Nicolson, Y. Doi and S. P. Voinigescu, "A Zero-IF 60 GHz 65 nm CMOS Transceiver With Direct BPSK Modulation Demonstrating up to 6 Gb/s Data Rates Over a 2 m Wireless Link", IEEE J. Solid-State Circuits, vol. 44, no. 8, pp. 2085-2099, Aug. 2009.