A fast architecture for exhaustive search block matching algorithm with MPEG-4 applications

2009 16th IEEE International Conference on Electronics, Circuits and Systems, ICECS 2009

Volumn , Issue , 2009, Pages 787-790

  Sayed, Mohammed ^a  

^a Zagazig University ^*  (Egypt)

Author keywords

[No Author keywords available]

Indexed keywords

BLOCK MATCHING ALGORITHMS; BLOCK RAMS; CLOCK FREQUENCY; EXHAUSTIVE SEARCH; FRAMES PER SECONDS; PROCESSING ELEMENTS; PROPOSED ARCHITECTURES; VIRTEX-II FPGA;

MOTION COMPENSATION; MOTION PICTURE EXPERTS GROUP STANDARDS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 77951438314     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICECS.2009.5410777     Document Type: Conference Paper

References (11)

1. ISO/IEC JTC/SC29/WG11 N1730, "MPEG-4 Overview," July 1997.
2. A. Murat Tekalp, "Digital Video Processing," Prentice-Hall, Inc., 1995.
3. R. Gao, D. Xu, and J. P. Bentley, "Reconfigurable Hardware Implementation of an Improved Parallel Architecture for MPEG-4 Motion Estimation in Mobile Applications," IEEE Transactions on Consumer Electronics, vol.49, no.4, pp. 1383 -1390, Nov. 2003.
4. S.-S. Lin, P.-C. Tseng, and L.-G. Chen, "Low-Power Parallel Tree Architecture for Full Search Block-Matching Motion Estimation," in Proc. IEEE International Symposium on Circuits and Systems (ISCAS '04), 2004, vol.2, pp. II-313 -316.
5. Y.-W. Huang, S.-Y. Chien, B.-Y. Hsieh, and L.-G. Chen, "Global Elimination Algorithm and Architecture Design for Fast Block Matching Motion Estimation," IEEE Transactions on Circuits and Systems for Video Technology, vol.14, no.6, pp. 898 - 907, June 2004.
6. M. Sayed, T. Mohamed and W. Badawy, Motion Estimation Architecture for MPEG-4 Part 9: Reference Hardware Description, in Proc. International Conference on Electrical, Electronic and Computer Engineering ICEEC, Cairo, Egypt, Sept. 5-7, 2004 403-406. (Pubitemid 40456533)
7. H. M. Jong, L. G. Chen, and T. D. Chiueh, "Parallel Architectures for 3-Step Hierarchical Search Block Matching Algorithm," IEEE Transactions on Circuits and Systems for Video Technology, vol.4, no.4, pp. 407-416, Aug. 1994.
8. P. N. Swamy, I. Chakrabarti, and D. Ghosh, "Architecture for Motion Estimation Usin. The One-Dimensional Hierarchical Search BlockMatching Algorithm," IEE Proceedings on Computers and Digital Techniques, vol.149, no.5, pp. 229 - 239, Sept. 2002.
9. P. Pirsch, N. Demassieux, and W. Gehrke, "VLSI Architectures for Video Compression: A Survey," IEEE Proceedings, vol.83, no.2, pp. 220-246, Feb. 1995.
10. R. Jain, A. C. Parker, and N. Park, "Predicting System-Level Area and Delay for Pipelining and Non-Pipelining Designs," IEEE Transactions Computer-Aided Design, vol.1, pp. 955-965, Aug. 1992.
11. L. Deng, W. Gao, M. Z. Hu, and Z. Z. Ji, "An Efficient Hardware Implementation for Motion Estimation of AVC Standard," IEEE Transactions on Consumer Electronics, vol.51, no.4, pp. 1360-1366, Nov. 2005.