A PUF design for secure FPGA-based embedded systems

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

Volumn , Issue , 2010, Pages 1-6

  Anderson, Jason H ^a  

^a UNIVERSITY OF TORONTO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

BROAD APPLICATION; DIGITAL SIGNATURE; FPGA ARCHITECTURES; GATE ARRAYS; IC MANUFACTURING; MEASURED RESULTS; NOVEL DESIGN; PROCESS VARIATION; TEMPERATURE VARIATION;

COMPUTER AIDED DESIGN; DIGITAL INTEGRATED CIRCUITS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); INTEGRATED CIRCUITS; NETWORK SECURITY;

EMBEDDED SYSTEMS;

EID: 77951210675     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2010.5419927     Document Type: Conference Paper

References (17)

1. Cisco Statement on Counterfeit Goods, Cisco Corp., San Jose, CA, 2008.
2. In China, Knockoff Cellphones are a Hit, The New York Times, New York, NY, April 2009.
3. J. Roy, F. Koushanfar, and I. Markov, "EPIC: ending piracy of integrated circuits," in IEEE/ACM Design Automation and Test in Europe, 2008, pp. 1069-1074.
4. http://www.verayo.com/product/softpuf.html, Verayo, Inc., San Jose, CA, 2009.
5. Virtex-5 FPGA Data Sheet, Xilinx, Inc., San Jose, CA, 2007.
6. H. Yu, P. Leong, H. Kinkelmann, L. Moller, and M. Glesner, "Towards a unique FPGA-based identification circuit using process variations," in IEEE Int'l Conf. on Field Programmable Logic and Applications, 2009, pp. 397-402.
7. M. Majzoobi, F. Koushanfar, and M. Potkonjak, "Lightweight secure PUFs," in IEEE Int'l Conf. on Computer Aided Design, 2008, pp. 670-673.
8. G. Suh and S. Devadas, "Physical unclonable functions for device authentication and secret key generation," in ACM/IEEE Design Automation Conf., 2007, pp. 9-14.
9. S. Kumar, J. Guajardo, R. Maes, G.-J. Schrijen, and P. Tuyls, "The butterfly PUF: protecting IP on every FPGA," IEEE Int'l Workshop on Hardware-Oriented Security and Trust, pp. 67-70, 2008.
10. M. Majzoobi, F. Koushanfar, and M. Potkonjak, "Techniques for design and implementation of secure reconfigurable PUFs," ACM Trans. on Reconfigurable Technology and Systems, vol. 2, no. 1, pp. 1-33, 2009.
11. Y. Su, J. Holleman, and B. Otis, "A 1.6 pJ/bit 96% stable chip-ID generating circuit using process variations," in IEEE Int'l Solid State Circuits Conf., 2007, pp. 15-17.
12. J. Guajardo, S. Kumar, G. Schrijen, and P. Tuyls, "FPGA intrinsic PUFs and their use for IP protection," in ACM Int'l Workshop on Cryptographic Hardware and Embedded Systems, 2007, pp. 63-80.
13. H. Patel, Y. Kim, J. McDonald, and L. Starman, "Increasing stability and distinguishability of the digital fingerprint in FPGAs through input word analysis," in IEEE Int'l Conf. on Field Programmable Logic and Applications, 2009, pp. 391-396.
14. M. Majzoobi, F. Koushanfar, and M. Potkonjak, "Testing techniques for hardware security," in IEEE Int'l Test Conf., 2008, pp. 1-10.
15. Stratix-III FPGA Family Data Sheet, Altera, Corp., San Jose, CA, 2008.
16. D. Lewis, E. Ahmed, D. Cashman, T. Vanderhoek, C. Lane, A. Lee, and P. Pan, "Architectural enhancements in Stratix-III and Stratix-IV," in ACM/SIGDA Int'l Symp. on FPGAs, 2009, pp. 33-42.
17. Virtex-5 FPGA System Monitor User Guide, Xilinx, Inc., San Jose, CA, 2009.