Increasing stability and distinguishability of the digital fingerprint in FPGAs through input word analysis

FPL 09: 19th International Conference on Field Programmable Logic and Applications

Volumn , Issue , 2009, Pages 391-396

  Patel, Hiren ^a   Kim, Yong ^b   McDonald, J Todd ^b   Starman, LaVern ^b  

^a AIR FORCE RESEARCH LABORATORY   (United States)

^b AIR FORCE INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CIRCUIT DEVELOPMENT; DIGITAL FINGERPRINT; DISTINGUISHABILITY; INPUT SEQUENCE; LOW COSTS; OPERATING TEMPERATURE; RAPID DEVELOPMENT; STABILITY AND ROBUSTNESS;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 70449926262     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPL.2009.5272253     Document Type: Conference Paper

References (9)

1. M. Hübner and J. Becker, "Exploiting dynamic and partial reconfiguration for fpgas: toolflow, architecture and system integration," in SBCCI '06: Proceedings of the 19th annual symposium on Integrated circuits and systems design. New York, NY, USA: ACM, 2006, pp. 1-4.
2. J. Crouch and H. Patel, "Creating unique identifiers on field programmable gate arrays using natural processing variations," International Conference on Field Programmable Logic and Applications, pp. 579-582, 2008.
3. H. Patel, J. Crouch, Y. Kim, and T. Kim, "Creating a unique digital fingerprint using existing combinational logic," International Symposium on Circuits and Systems, May 2009.
4. G. E. Suh, "Physical unclonable functions for device authentication and secret key generation," DAC '07: Proceedings of the 44th annual conference on Design automation ; ACM, -06 2007.
5. R. G. Bolotnyy L., "Physically unclonable function - based security and privacy in rfid systems," 2007 IEEE International Conference on Pervasive Computing and Communications, p. 8 pp., 2007.
6. S. S. Kumar, J. Guajardo, R. Maes, G.-J. Schrijen, and P. Tuyls, "The butterfly puf protecting ip on every fpga," Piscataway, NJ 08855-1331, United States, 2008, pp. 67-70.
7. Y. Su, J. Holleman, and B. Otis, "A 1.6pj/bit 96circuit using process variations," Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International, pp. 406-611, Feb. 2007.
8. J. A. Clarke, A. A. Gaffar, G. A. Constantinides, and P. Y. K. Cheung, "Fast word-level power models for synthesis of fpga-based arithmetic," in Proceedings - IEEE International Symposium on Circuits and Systems, Piscataway, NJ 08855-1331, United States, 2006, pp. 1299-1302.
9. Virtex-II Pro and Virtex-II Pro X Platform FPGAs: Complete Data Sheet, 4th ed., Xilinx, November 2007.