A 0.8-V 4.9-mW 1.2-GHz CMOS fractional-N frequency synthesizer for UHF RFID readers

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 55, Issue 9, 2008, Pages 2505-2513

  Wang, Wenting ^a   Luong, Howard C ^b  

^a BROADCOM CORPORATION   (United States)

^b HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

Author keywords

Fractional N; Low power; Low voltage; RFID; Synthesizer; Transformer; VCO; modulator

Indexed keywords

CIRCUIT OSCILLATIONS; CMOS INTEGRATED CIRCUITS; FREQUENCY SYNTHESIZERS; MODULATORS; OSCILLISTORS; RADIO FREQUENCY IDENTIFICATION (RFID); VARIABLE FREQUENCY OSCILLATORS;

FRACTIONAL-N; LOW POWER; LOW VOLTAGES; SYNTHESIZER; TRANSFORMER;

PHASE NOISE;

EID: 56349120041     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.921064     Document Type: Article

References (17)

1. EPC Class-1 Generation-2 UHF Air Interface Protocols, Standard Version 1.0.8, Dec. 2004.
2. W. Wang and H. C. Luong, "A 0.8-V 4.9-mW CMOS fractional-N frequency synthesizer for RFID application," in Proc. Eur. Solid-State Circuits Conf., Sep. 2006, pp. 146-149.
3. I. Kwon et al., "A single-chip CMOS transceiver for UHF mobile RFID reader," in IEEE ISSCC Dig. Tech. Papers, 2007, pp. 216-217.
4. I. Kipnis et al., "A 900 MHz UHF reader transceiver IC," in IEEE ISSCC Dig. Tech. Papers,, 2007, pp. 214-215.
5. ETSI EN 302 208-1 V1.1.1, European Telecommunications Standards Inst., Jul. 2004.
6. B. D. Muer and M. Steyaert, "A CMOS monolithic ΔΣ-controlled fractional-N frequency synthesizer for DCS-1800," IEEE J. Solid-State Circuits, vol. 37, no. 7, pp. 835-844, Jul. 2002.
7. K. Kwok and H. C. Luong, "Ultra-low-voltage high-performance CMOS VCOs using transformer feedback," IEEE J. Solid-State Circuits, vol. 40, no. 3, pp. 652-660, Mar. 2005.
8. D. Baek, T. Song, S. Ko, E. Yoon, and S. Hong, "Analysis on resonator coupling and its application to CMOS quadrature VCO at 8 GHz," in Proc. IEEE Radio Frequency Integrated Circuits (RFIC) Symp., 2003, pp. 85-88.
9. A. Berny, A. Niknejad, and R. Meyer, "A wideband low-phase noise CMOS VCO," in Proc. IEEE Custom Integrated Circuits Conf., 2003, pp. 555-558.
10. Manetakis, D. Jessie, and C. Narathong, "A CMOS VCO with 48% tuning range for modern broadband systems," in Proc. IEEE Custom Integrated Circuits Conf., 2004, pp. 265-268.
11. K. Shu et al., "A comparative study of digital ΣΔ modulators for fractional-N synthesis," in Proc. IEEE Int. Conf. Electron., Circuits Syst., 2001, pp. 1391-1394.
12. R. Schreier, The Delta Sigma Toolbox Version 7.0. Oct. 2004.
13. Y. S. Tak and H. C. Luong, "A 2-V 900-MHz monolithic CMOS dualloop frequency synthesizer for GSM receivers," IEEE J. Solid-State Circuits, vol. 36, no. 2, pp. 204-216, Feb. 2001.
14. K. T. Kan, C. T. Leung, and H. C. Luong, "A 2-V 1.8-GHz fully integrated CMOS dual-loop frequency synthesizer," IEEE J. Solid-State Circuits, vol. 37, no. 8, pp. 1012-1020, Aug. 2002.
15. C. Heng and B. Song, "A 1.8-GHz CMOS fractional-N frequency synthesizer with randomized multiphase VCO," IEEE J. Solid-State Circuits, vol. 38, no. 6, pp. 848-854, Jun. 2003.
16. H. Huh et al., "A CMOS dual-band fractional-N synthesizer with reference doubler and compensated charge pump," in IEEE ISSCC Dig. Tech. Papers,, 2004, p. 100.
17. C.-W. Lo and H. C. Luong, "A 1.5-V 900-MHz monolithic CMOS fast-switching frequency synthesizer for wireless applications," IEEE J. Solid-State Circuits, vol. 37, no. 4, pp. 459-470, Apr. 2002.