Design of low power multimode time-shared filters

ICICS 2009 - Conference Proceedings of the 7th International Conference on Information, Communications and Signal Processing

Volumn , Issue , 2009, Pages

  Michael, Navin ^a   Vinod, A P ^a   Moy, Christophe ^b   Palicot, Jacques ^b  

^a NANYANG TECHNOLOGICAL UNIVERSITY   (Singapore)

^b IETR   (France)

Author keywords

Fast filter algorithms; FIR filters; Low power; Multimode; Time shared filters

Indexed keywords

CYCLE PERIODS; FAST FILTER ALGORITHMS; FILTER ALGORITHM; FILTER ARCHITECTURE; FILTER LENGTH; FILTERING ARCHITECTURES; LOW POWER; MULTIMODES; PARALLEL PROCESSING; POWER CONSUMPTION; POWER CONSUMPTION MODEL; POWER REDUCTIONS; SUPPLY VOLTAGES; VOLTAGE-SCALING; WIRELESS APPLICATION;

ALGORITHMS; SIGNAL PROCESSING;

FIR FILTERS;

EID: 77949755029     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICICS.2009.5397478     Document Type: Conference Paper

References (11)

1. M. Potkonjak, M.B. Srivastava, and A. Chandrakasan, "Efficient substitution of multiple constant multiplications by shifts and additions using iterative pairwise matching," 31st Conference on Design Automation, 1994, pp.189-194, June 1994.
2. Nam Sung Kim et.al., "Leakage Current: Moore's Law Meets Static Power," Computer, vol. 36, no. 12, pp. 68-75, Dec. 2003.
3. J. Rabaey, L. Guerra, R. Mehra, "Design guidance in the power dimension," Proc. IEEE ICASSP, pp.2837-2840,1995.
4. A. T. Erdogan, T. Arslan, "Low Power FIR Filter Implementations Based on Coefficient Ordering Algorithm," IEEE Computer Society Annual Symposium on VLSI: Emerging Trends in VLSI Systems Design, pp.226, 2004.
5. V. Sundararajan and K.K. Parhi, "Synthesis of Low Power Folded Programmable Coefficient FIR Digital Filters", Proc. of 2000 IEEE Asia Pacific Design Automation Conference (ASP-DAC), pp. 153-156, Yokohama, Jan. 2000.
6. T. Arslan and A. T. Erdogan, "Data block processing for low power implementation of direct form FIR filters on single multiplier CMOS DSPs"; IEEE International Symposium on Circuit and Systems (ISCAS'98), 1998.
7. Erdogan A.T. and Arslan T. "A coefficient segmentation algorithm for low power implementation of FIR filters", IEEE International Symposium on Circuits and Systems (ISCAS'99), Florida, USA, pp. 359-362, May 1999.
8. D.A. Parker and K.K. Parhi, "Low Area/Power Parallel FIR Digital Filter Implementations", Journal of VLSI Signal Processing, 17(1), pp. 75-92, Sept. 1997.
9. Z.-J. Mou and P. Duhamel, "Short-length FIR filters and their use in fast nonrecursive filtering, " IEEE Transactions on Signal Processing, Vol. 39, pp. 1322-1332, June 1991
10. M. Mehendale, S.D. Sherlekar, G. Venkatesh, "Low power realization of FIR filters using multirate architectures," 9th International Conference on VLSI Design: VLSI in Mobile Communication, pp.370,1996
11. Martin, Alain J. and Nystroem, Mika and Penzes, Paul (2001) ET2: A Metric For Time and Energy Efficiency of Computation. Technical Report. Kluwer Academic Publishers.