Packets everywhere: The great opportunity for field programmable technology

Proceedings of the 2009 International Conference on Field-Programmable Technology, FPT'09

Volumn , Issue , 2009, Pages 1-10

  Brebner, Gordon ^a  

^a XILINX INC   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BEST PRACTICE; DATA-COMMUNICATION; DIGITAL AGE; DIGITAL COMMUNICATIONS; DIGITAL REVOLUTION; HIGH-PERFORMANCE ARCHITECTURE; HIGH-SPEED; NATURAL BASIS; NETWORKS ON CHIPS; PACKET PROCESSING; PACKET-CENTRIC; PROCESSING ARCHITECTURES; PROGRAMMABLE DEVICES; TESTING AND MAINTENANCE;

DIGITAL COMMUNICATION SYSTEMS; FIELD PROGRAMMABLE GATE ARRAYS (FPGA); HIGH LEVEL LANGUAGES; PACKET NETWORKS; SOFTWARE ENGINEERING; SPECIFICATIONS;

TECHNOLOGY;

EID: 77949392911     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/FPT.2009.5377604     Document Type: Conference Paper

References (29)

1. P. Baran, "On distributed communications: I Introduction to distributed communications network," RAND Corporation, Tech. Rep. RM-3420-PR, Aug. 1964.
2. D. Davies, K. Bartlett, R. Scantlebury, and P. Wilkinson, "A digital communications network for computers giving rapid response at remote terminals," in Proc. First ACM Symposium on Operating Systems Principles, Oct. 1967, pp. 2.1-2.17.
3. L. Benini and G. D. Micheli, "Networks on chips: a new SoC paradigm," IEEE Computer, vol. 35, no. 1, pp. 70-78, Jan. 2002.
4. E. Kohler, R. Morris, B. Chen, J. Jannotti, and M. F. Kaashoek, "The Click modular router," ACM Transactions on Computer Systems, vol. 18, no. 3, pp. 263-297, August 2000.
5. G. Brebner, "G language reference manual," Xilinx Research Labs, Tech. Rep., Feb. 2008.
6. -, "Introduction to G," Xilinx Research Labs, Tech. Rep., Oct. 2008.
7. -, "G can describe any computable function," Xilinx Research Labs, Tech. Rep., Apr. 2008.
8. Xilinx, "FPGA and CPLD solutions," www.xilinx.com.
9. Intel Corporation, "Next generation network processor technologies," Network Processor Division white paper, 2001.
10. M. Attig and G. Brebner, "Systematic characterization of programmable packet processing pipelines," in Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), Napa, CA, Apr. 2006, pp. 195-204.
11. RFC3031, "Multiprotocol label switching architecture," www.rfc.net/rfc3031.html.
12. Eclipse, "An open development platform," www.eclipse.org.
13. R. Ennals, R. Sharp, and A. Mycroft, "Linear types for packet processing," in Proc. ESOP 2004. Barcelona, Spain: Springer-Verlag LNCS 2986, Mar. 2004, pp. 204-218.
14. D. Comer, Network Systems Design Using Network Processors, Agere version. Prentice Hall, 2004.
15. IP Fabrics, "Packet Processing Language (PPL)," www.ipfabrics.com.
16. M. Rosesch, "SNORT - lightweight intrusion detection for networks," in Proc. LISA 1999, Seattle, WA, Nov. 1999, pp. 229-238.
17. Y. Cho and W. Mangione-Smith, "Deep packet filter with dedicated logic and read only memories," in Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), Napa, CA, Apr. 2004, pp. 125-134.
18. Mentor, "Catapult C," www.mentor.com.
19. Agility, "Handel-C," www.agilityds.com.
20. D. Gajski, J. Zhu, R. Dömer, A. Gerstlauer, and S. Zhao, SpecC: Specification Language and Methodology. Kluwer, 2000.
21. M. Gokhale, J. Stone, J. Arnold, and M. Kalinowski, "Stream-oriented FPGA computing in the Streams-C high level language," in Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), Napa, CA, Apr. 2000, pp. 49-56.
22. Synfora, "Synfora C," www.synfora.com.
23. I. Hadzic and J. Smith, "P4: A platform for FPGA implementation of protocol boosters," in Proc. International Workshop on Field Programmable Logic and Applications (FPL), London, England, Sep. 1997, pp. 438-447.
24. J. Lockwood, J. Turner, and D. Taylor, "Field programmable port extender (FPX) for distributed routing and queuing," in Proc. ACM International Symposium on Field Programmable Gate Arrays (FPGA), Monterey, CA, Feb. 2000, pp. 137-144.
25. G. Brebner, "Single-chip gigabit mixed-version IP router on a Virtex-II Pro," in Proc. IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), Napa, CA, Apr. 2002, pp. 35-44.
26. C. Soviani, I. Hadžić, and S. A. Edwards, "Synthesis of high-performance packet processing pipelines," in Proc. Design Automation Conference (DAC), San Francisco, CA, 2006, pp. 679-682.
27. W. Jiang and V. Prasanna, "Large-scale wire-speed packet classification on FPGAs," in Proc. ACM International Symposium on Field-Programmable Gate Arrays (FPGA), Monterey, CA, Feb. 2009, pp. 219-228.
28. G. Watson, N. McKeown, and M. Casado, "NetFPGA: A tool for network research and education," in Proc. Workshop on Architecture Research using FPGA platforms (WARFP), Austin, TX, Feb. 2006.
29. M. Attig and G. Brebner, "High-level programming of the FPGA on NetFPGA," in Proc. NetFPGA Developers Workshop, Stanford, CA, Aug. 2009, pp. 50.55.