Digital circuit realization of piecewise-affine functions with nonuniform resolution: Theory and FPGA implementation

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 57, Issue 2, 2010, Pages 131-135

  Poggi, Tomaso ^a   Comaschi, Francesco ^a   Storace, Marco ^a  

^a UNIVERSITY OF GENOA   (Italy)

Author keywords

Digital architectures; Nonlinear circuits; Nonuniform resolution; Piecewise affine (PWA) functions

Indexed keywords

DIGITAL CIRCUITS; MAPPING; TIMING CIRCUITS;

CIRCUIT ARCHITECTURES; CIRCUIT REALIZATION; DIGITAL ARCHITECTURE; FPGA IMPLEMENTATIONS; NONLINEAR CIRCUIT; PIECEWISE AFFINE FUNCTIONS; PROPOSED ARCHITECTURES; UNIFORM RESOLUTION;

FIELD PROGRAMMABLE GATE ARRAYS (FPGA);

EID: 77649341430     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2010.2040316     Document Type: Article

References (23)

1. C. Kahlert and L. Chua, "The complete canonical piecewise-linear representation - Part I: The geometry of the domain space," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 39, no. 3, pp. 222-236, Mar. 1992.
2. T. A. M. Kevenaar and D. Leenaerts, "A comparison of piecewise-linear model descriptions," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 39, no. 12, pp. 996-1004, Dec. 1992.
3. P. Julián, A. Desages, and B. D'Amico, "Orthonormal high-level canonical PWL functions with applications to model reduction," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 47, no. 5, pp. 702-712, May 2000.
4. M. Storace, P. Julián, and M. Parodi, "Synthesis of nonlinear multiport resistors: A PWL approach," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 49, no. 8, pp. 1138-1149, Aug. 2002.
5. P. Julián, "The complete canonical piecewise-linear representation: Functional form for minimal degenerate intersections," IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 50, no. 3, pp. 387-396, Mar. 2003.
6. M. Storace and O. De Feo, "Piecewise-linear approximation of nonlinear dynamical systems," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 51, no. 4, pp. 830-842, Apr. 2004.
7. C. Wen and X. Ma, "A basis-function canonical piecewise-linear approximation," IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 55, no. 5, pp. 1328-1334, Jun. 2008.
8. A. Bemporad, M. Morari, V. Dua, and E. Pistikopoulos, "The explicit linear quadratic regulator for constrained systems," Automatica, vol. 38, no. 1, pp. 3-20, Jan. 2002.
9. M. Johansson, Piecewise Linear Control Systems - A Computational Approach, vol. 284. Berlin, Germany: Springer-Verlag, 2003.
10. T. Takagi and M. Sugeno, "Fuzzy identification of systems and its applications to modeling and control," IEEE Trans. Syst., Man, Cybern., vol. SMC-15, no. 1, pp. 116-141, Feb. 1985.
11. R. Rovatti, A. Ferrari, and M. Borgatti, "Automatic implementation of piecewise-linear fuzzy systems addressing memory-performance tradeoff," in Fuzzy Hardware: Architectures and Applications, A. Kandel and G. Langholz, Eds. Norwell, MA: Kluwer, 1998, pp. 159-179.
12. P. Echevarria, M. Martínez, J. Echanobe, I. del Campo, and J. Tarela, "Digital hardware implementation of high dimensional fuzzy systems," in Applications of Fuzzy Sets Theory. Berlin, Germany: Springer-Verlag, 2007, ser. Lecture Notes in Computer Science, pp. 245-252.
13. I. Baturone, F. J. Moreno-Velo, V. Blanco, and J. Ferruz, "Design of embedded DSP-based fuzzy controllers for autonomous mobile robots," IEEE Trans. Ind. Electron., vol. 55, no. 2, pp. 928-936, Feb. 2008.
14. J.-N. Lin and R. Unbehauen, "Canonical piecewise-linear networks," IEEE Trans. Neural Netw., vol. 6, no. 1, pp. 43-50, Jan. 1995.
15. H. Chandrasekaran, J. Li, W. Delashmit, P. Narasimha, C. Yu, and M. T. Manry, "Convergent design of piecewise linear neural networks," Neurocomputing, vol. 70, no. 4-6, pp. 1022-1039, Jan. 2007.
16. C. Wen and X. Ma, "A max-piecewise-linear neural network for function approximation," Neurocomputing, vol. 71, no. 4-6, pp. 843-852, Jan. 2008.
17. R. Rovatti, M. Borgatti, and R. Guerrieri, "A geometric approach to maximum-speed n-dimensional continuous linear interpolation in rectangular grids," IEEE Trans. Comput., vol. 47, no. 8, pp. 894-899, Aug. 1998.
18. T. Johansen, W. Jackson, R. Schreiber, and P. Tøndel, "Hardware synthesis of explicit model predictive controllers," IEEE Trans. Control Syst. Technol., vol. 15, no. 1, pp. 191-197, Jan. 2007.
19. A. Boggiano, S. Delfitto, T. Poggi, and M. Storace, "FPGA implementation of a new scheme for the circuit realization of PWL functions," in Proc. ECCTD, Aug. 2007, pp. 874-877.
20. M. Storace and T. Poggi, "Digital architectures realizing piecewise-linear multi variate functions: Two FPGA implementations," Int. J. Circuit Theory Appl., vol. 37, 2010.
21. M. Gaggero, M. Parodi, and M. Storace, "Multiresolution PWL approximations," in Proc. ECCTD, Cork, Ireland, Aug. 2005, pp. III/393-III/396.
22. M. Parodi, M. Storace, and P. Julián, "Synthesis of multiport resistors with piecewise-linear characteristics: A mixed-signal architecture," Int. J. Circuit Theory Appl., vol. 33, no. 4, pp. 307-319, Jul./Aug. 2005.
23. H. Kuhn, "Some combinatorial lemmas in topology," IBM J. Res. Develop., vol. 4, no. 5, pp. 518-524, Nov. 1960.