An output-capacitorless low-dropout regulator with direct voltage-spike detection

IEEE Journal of Solid-State Circuits

Volumn 45, Issue 2, 2010, Pages 458-466

  Or, Pui Ying ^a   Leung, Ka Nang ^a  

^a CHINESE UNIVERSITY OF HONG KONG   (Hong Kong)

Author keywords

Capacitive coupling; Low dropout regulator; Voltage spike

Indexed keywords

CAPACITIVE COUPLINGS; CAPACITOR-LESS; CMOS TECHNOLOGY; DETECTION CIRCUITS; DIRECT VOLTAGES; DROPOUT VOLTAGE; LOW-DROPOUT REGULATORS; MAXIMUM OUTPUT; RAPID TRANSIENTS; RECOVERY TIME; SLEW RATE; SPIKE DETECTION; TRANSIENT RESPONSE; VOLTAGE SPIKES;

CMOS INTEGRATED CIRCUITS;

ELECTRIC CURRENT REGULATORS;

EID: 76849106679     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2034805     Document Type: Article

References (13)

1. G. A. Rincon-Mora and P. E. Allen, "A low-voltage, low quiescent current, low drop-out regulator," IEEE J. Solid-State Circuits, vol.33, no.1, pp. 36-44, Jan. 1998.
2. K. N. Leung and P. K. T. Mok, "A capacitor-free CMOS lowdropout regulator with damping-factor-control frequency compensation," IEEE J. Solid-State Circuits, vol.38, no.10, pp. 1691-1702, Oct. 2003.
3. S. K. Lau, P. K. T. Mok, and K. N. Leung, "A low-dropout regulator for SoC with Q-reduction," IEEE J. Solid-State Circuits, vol.42, no.3, pp. 658-664, Mar. 2007.
4. C. K. Chava and J. Silva-Martinez, "A frequency compensation scheme for LDO voltage regulators," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.51, no.1, pp. 1041-1050, Jun. 2004.
5. W.-J. Hung, S.-H. Lu, and S.-I. Liu, "CMOS low dropout linear regulator with single Miller capacitor," Electron. Lett., vol.42, no.4, pp. 216-217, Feb. 2006.
6. P. Gray, P. J. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed. : Wiley, 2001.
7. D. D. Buss, "Technology in the internet age," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2002, pp. 18-21.
8. P. Hazucha, T. Karnik, B. A. Bradley, C. Parsons, D. Finan, and S. Borkar, "Area-efficient linear regulator with ultra-fast load regulation," IEEE J. Solid-State Circuits, vol.40, no.4, pp. 933-940, Apr. 2005.
9. T. Y. Man, P. K. T. Mok, and M. Chan, "A high slew-rate push-pull output amplifier for low-quiescent current low-dropout regulators with transient-response improvement," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.54, no.9, pp. 755-759, Sep. 2007.
10. T. Y. Man, K. N. Leung, C. Y. Leung, P. K. T. Mok, and M. Chan, "Development of single-transistor-control LDO based on flipped voltage follower for SoC," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.55, no.5, pp. 1392-1401, Jun. 2008.
11. R. G. Carvajal, J. Ramírez-Angulo, A. J. López- Martín, A. Torralba, J. A. G. Galán, A. Carlosena, and F. M. Chavero, "The flipped voltage follower:A useful cell for low-voltage low-power circuit design," IEEE Trans. Circuits Syst. I, Reg. Papers, vol.52, no.7, pp. 1276-1291, Jul. 2005.
12. Y.-H. Lam and W.-H. Ki, "A 0.9 V 0.35 um adaptively biased CMOS LDO regulator with fast transient response," in IEEE Int. Solid-State Circuits Conf. Dig. Tech. Papers, Feb. 2008, pp. 442-443, 626.
13. J. Ramírez-Angulo, R. G. Carvajal, J. A. Galán, and A. López-Martín, "A free but efficient low-voltage class-AB two-stage operational amplifier," IEEE Trans. Circuits Syst. II, Exp. Briefs, vol.53, no.7, pp. 568-571, Jul. 2006. (Pubitemid 44120939)