Development of single-transistor-control LDO based on flipped voltage follower for SoC

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 55, Issue 5, 2008, Pages 1392-1401

  Man, Tsz Yin ^a,b   Leung, Ka Nang ^a,c   Leung, Chi Yat ^a,c   Mok, Philip K T ^a   Chan, Mansun ^a  

^a HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

^b Marvell Hong Kong Ltd   (Hong Kong)

^c CHINESE UNIVERSITY OF HONG KONG   (Hong Kong)

Author keywords

Flipped voltage follower (FVF); Loop gain and power management; Low drop out (LDO)

Indexed keywords

DROPS; ELECTRIC RESISTANCE; PROGRAMMABLE LOGIC CONTROLLERS; SYSTEM-ON-CHIP; TRANSIENT ANALYSIS; TRANSISTORS; VOLTAGE REGULATORS;

DROPOUT VOLTAGE; EQUIVALENT SERIES RESISTANCE; FEEDBACK STABILITY; FLIPPED VOLTAGE FOLLOWER; LOOP GAINS; LOW DROP OUTS; OUTPUT CAPACITOR; SINGLE TRANSISTORS;

BUFFER AMPLIFIERS;

EID: 45549092876     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2008.916568     Document Type: Article

References (21)

1. J. Ramirez-Angulo, A. Torralba, J. Galan, A. P. Vega-Leal, and J. Tombs, "Low-power low-voltage analog electronic circuits using the flipped voltage follower," in Proc. IEEE Int. Symp. Ind. Electron., Jul. 2002, pp. 1327-1330.
2. J. Ramirez-Angulo, R. G. Garvajal, A. Torralba, J. Galan, A. P. Vega-Leal, and J. Tombs, "The flipped voltage follwer: A useful cell for low-voltage low-power circuit design," in Proc. IEEE Int. Sym. Circuits Syst., May 2002, vol. 3, pp. 615-618.
3. J. Ramirez-Angulo, S. Gupta, I. Padilla, R. G. Garvaja, A. Torralba, M. Jimenez, and F. Munoz, "Comparison of conventional and new flipped voltage structures with increased input/output signal swing and current sourcing/sinking capabilities," in Proc. IEEE Int. Sym. Circuits Syst., Aug. 2005, vol. 2, pp. 1151-1154.
4. T. Y. Man, C. Y. Leung, K. N. Leung, P. K. T. Mok, and M. Chan, "Single-Transistor-Control Low-Dropout Regulator," U.S. Patent # 7 285 952, Oct. 23, 2007.
5. G. A. Rincon-Mora and P. E. Allen, "Optimized frequency-shaping circuit topologies for LDO's," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 45, no. 6, pp. 703-708, Jun. 1998.
6. R. K. Dokania and G. A. Rincon-Mora, "Cancellation of load regulation in low drop-out regulators," Electron. Lett., vol. 38, no. 22, pp. 1300-1302, Oct. 2002.
7. K. N. Leung and P. K. T. Mok, "A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation," IEEE J. Solid-State Circuits, vol. 38, no. 11, pp. 1691-1702, Oct. 2003.
8. S. K. Lau, P. K. T. Mok, and K. N. Leung, "A low-dropout regulator for SoC with Q-reduction," IEEE J. Solid-State Circuits, vol. 42, no. 3, pp. 658-664, Mar. 2007.
9. C. K. Chava and J. Silva-Martinez, "A frequency compensation scheme for LDO voltage regulators," IEEE Trans. Circuits Syst. I, Reg. Papers vol. 51, no. 6, pp. 1041-1050, Jun. 2004.
10. W.-J. Hung, S.-H. Lu, and S.-I. Liu, "CMOS low dropout linear regulator with single Miller capacitor," Electron. Lett., vol. 42, no. 4, pp. 216-217, Feb. 2006.
11. P. R. Gray, P. H. Hurst, S. H. Lewis, and R. G. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed. New York:WIley, 2001.
12. M. Pulkin and G. A. Rincon-Mora, "Stable Low Dropout, Low Impedance Driver for Linear Regulators," U.S. #2003/0001550, Jan. 2, 2003.
13. P. Hazucha, T. Kamik, B. A. Bloechel, C. Parsons, and S. Borkar, "Area-efficient linear regulator with ultra-fast load regulation," IEEE J. Solid-State Circuits, vol. 40, no. 4, pp. 933-940, Apr. 2005.
14. E. Rogers, "Stability analysis of low-dropout regulators with a pMOS pass elements," Texas Instrum. Anal. Appl. J., pp. 10-12, Aug. 1999.
15. B. S. Lee, "Technical Review of Low Dropout Regulator Operation and Performance," Texas Instruments, Dallas, Texas Instruments Appl. Rep. SLVA072, Aug. 1999.
16. B. M. King, "Understanding the load-transient response of LDOs," Texas Instrum. Anal. Appl. J., pp. 19-23, Nov. 1999.
17. S. K. Lau, K. N. Leung, and P. K. T. Mok, "Analysis of low-dropout regulator topologies for low-voltage regulation," in Proc. Conf. Electron Devices Solid-State Circuits, 2003, pp. 379-382.
18. K. Salmi, C. Sarabello, O. Chevalerias, and F. Rodes, "4 V, 5 mA Low drop-out regulator using series-pass N-channel MOSFET," Electron. Lett., vol. 35, no. 15, pp. 1214-1215, Jul. 1999.
19. D. Heisley and B.Wank, "DMOS delivers dramatic performance gains to LDO regulators," EDN, pp. 141-150, Jun. 2000.
20. G. A. Rincon-Mora and P. E. Allen, "A low-voltage, low quiescent current, low drop-out regulator," IEEE J. Solid-State Circuits, vol. 33, no. 1, pp. 36-44, Jan. 1998.
21. "Cap-Free, nMOS, 150mA Low Dropout Regulator With Reverse Current Protection," Texas Instruments, Dallas, TPS731xx family, 2007.