A rigorous framework for convergent net weighting schemes in timing-driven placement

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2009, Pages 288-294

  Chan, Tony F ^a,b   Cong, Jason ^a   Radke, Eric ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b HONG KONG UNIVERSITY OF SCIENCE AND TECHNOLOGY   (Hong Kong)

Author keywords

[No Author keywords available]

Indexed keywords

TIMING CIRCUITS;

COMPUTATION TIME; CONVERGENCE PROPERTIES; OPTIMAL PLACEMENTS; OPTIMAL SOLUTIONS; PLACEMENT PROBLEMS; TIMING DRIVEN PLACEMENT; UNCONSTRAINED MINIMIZATION; WEIGHTING SCHEME;

COMPUTER AIDED DESIGN;

EID: 76349088035     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1687399.1687454     Document Type: Conference Paper

References (18)

1. K. Arrow, L. Huriwcz and H. Uzawa, Studies in Nonlinear Programming, Stanford University Press, Stanford, CA, 1958.
2. S. Boyd and L. Vandenberghe, Convex Optimization, Cambridge University Press, Cambridge, UK, 2004.
3. T. F. Chan, J. Cong, and E. Radke, "Convergent net weighting schemes in hypergraph-based optimization," tech. report, UCLA Computational and Applied Math Reports, 2009.
4. T. F. Chan, J. Cong, J. R. Shinnerl, K. Sze, and M. Xie, "mPL6: enhanced multilevel mixed-size placement," Proc. 2006 Int'l Symp. on Phys. Design, pp. 212-214, 2006.
5. T. F. Chan, J. Cong, and K. Sze, "Multilevel generalized force-directed method for circuit placement," Proc. 2005 Int'l Symp. on Phys. Design, pp. 185-192, April 2005.
6. C.-P. Chen, C. C. N. Chu, and D. F.Wong, "Fast and exact simultaneous gate and wire sizing by Lagrangian relaxation," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 18, No. 7, pp. 1014-1025, July 1999.
7. J. Cong , T. Kong , J. Shinnerl , M. Xie, and X. Yuan, "Large-scale circuit placement," ACM Trans. Des. Automat. Electron. Syst., vol. 10, no. 2, pp. 389-430, Apr. 2005.
8. H. Eisenmann and F. M. Johannes, "Generic global placement and floorplanning," Proc. 35th ACM/IEEE Design Automation Conference, pp. 269-274, 1998.
9. A. B. Kahng and Q. Wang, "Implementation and extensibility of an analytic placer," IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, Vol. 24, No. 5, pp. 1-14, May 2005.
10. T. Kong, "A novel net weighting algorithm for timing-driven placement," Proc. 2002 IEEE/ACM Int'l Conf. on Computer-aided Design, pp. 172-176.
11. A. Marquardt, V. Betz, and J. Rose, "Timing-driven placement for FPGAs," Proc. 2000 ACM/SIGDA Eighth Int'l Symp. on Field Programmable Gate Arrays, pp. 203-213, February 2000.
12. G.-J. Nam and J. Cong (eds.), Modern Circuit Placement: Best Practices and Results, Springer, 2007.
13. S. G. Nash and A. Sofer. Linear and Nonlinear Programming, McGraw-Hill, 1996.
14. J. Nocedal and S. Wright, Numerical Optimization, Springer, New York, NY, 1999, pp. 490-525.
15. W. Naylor, R. Donelly, and L. Sha, "Non-linear optimization system and method for wire length and delay optimization for an automatic electronic circuit placer," US Patent 6671859, 2003.
16. R. S. Tsay and J. Koehl, "An analytic net weighting approach for performance optimization in circuit placement," Proc. Design Automation Conf., pp. 620-625, 1991.
17. M. H. Wright, "Interior methods for constrained optimization," Acta Numerica 1992, pp. 341-407.
18. S. Yang, "Logic synthesis and optimization benchmarks, version 3.0," tech. report, Microelectronics Center of North Carolina, Research Triangle Park, NC, 1991.