A DVS embedded power management for high efficiency integrated SoC in UWB system

Proceedings of Technical Papers - 2009 IEEE Asian Solid-State Circuits Conference, A-SSCC 2009

Volumn , Issue , 2009, Pages 321-324

  Lee, Yu Huei ^a   Wang, Shin Jung ^a   Yang, Yao Yi ^a   Zheng, Kuo Lin ^a   Chen, Po Fung ^a   Hsieh, Chun Yu ^a   Ke, Yu Zhou ^a   Chen, Ke Horng ^a   Chen, Yi Kuang ^b   Huang, Chen Chih ^b   Lin, Ying Hsi ^b  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

^b REALTEK SEMICONDUCTOR CORP   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPENSATION CIRCUITS; HANDOVER TECHNIQUES; HIGH EFFICIENCY; LOOP GAINS; LOW-VOLTAGE; MULTI-STAGE AMPLIFIERS; ON CHIPS; POWER CONDITIONING; POWER CONVERSION EFFICIENCIES; POWER MANAGEMENTS; PRE-REGULATOR; PWM CONTROLLERS; SELF BIASING; SUPPLY VOLTAGES; SYSTEM-ON-CHIP APPLICATIONS; TRANSIENT RESPONSE; ULTRAWIDEBAND SYSTEMS; UWB SYSTEM;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BROADBAND NETWORKS; CONVERSION EFFICIENCY; ELECTRIC POWER MEASUREMENT; MICROPROCESSOR CHIPS; PROGRAMMABLE LOGIC CONTROLLERS; PULSE WIDTH MODULATION;

ENERGY MANAGEMENT;

EID: 76249089740     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASSCC.2009.5357159     Document Type: Conference Paper

References (5)

1. Joyce Kwong, Yogesh K. Ramadass, Naveen Verma, and Anantha P. Chandrakasan, A 65nm Sub-Vt Microcontroller with. Integrated SRAM and Switched. Capacitor DC-DC Converter, IEEE J. Solid-State Circuits, vol.44, no 1, pp. 115-126, Jan. 2009.
2. Hong-Wei Huang, Ke-Homg Chen, and Sy-Yen Kuo, Dithering Skip Modulation, Width and Dead Time Controllers in Highly Efficient DCDC Converters for System-on-chip Applications, in IEEE Journal of Solid-State Circuits, pp. 2451 -2465, Nov. 2007.
3. Michael. D. Mulligan, Bill Broach, and Thomas H. Lee, A 3MHz LowVoltage Buck Converter with Improved Light Load Efficiency, IEEE ISSSC Dig. Tech. Papers, pp. 528-529, Feb. 2007.
4. Peter Hazucha, Sung Tae Moon, Gerhard. Schrom, Fabrice Paillet, Donald Gardner, Saravanan Rajapandian, and Tanay Karnik, High. Voltage Tolerant Linear Regulator With Digital Contra! for Biasing of Integrated DC-DC Converters, IEEE J. Solid-State Circuits, vol.42, no 1, pp. 66-73, Jan. 2007.
5. Yung-Hsin Lin, Kuo-Lin Zheng, and Ke-Homg Chen, Power MOSFET Array for Smooth Pole Tracking in LDO Regulator Compensation, in IEEE Transaction on Power Electronics, pp. 2421-2427, Sept. 2008.