A priority-based budget scheduler with conservative dataflow model

12th Euromicro Conference on Digital System Design: Architectures, Methods and Tools, DSD 2009

Volumn , Issue , 2009, Pages 37-44

  Steine, Marcel ^a   Bekooij, Marco ^b   Wiggers, Maarten ^a  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

^b NXP SEMICONDUCTORS   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

BUFFER CAPACITY; DATAFLOW MODEL; EXECUTION TIME; GUARANTEED THROUGHPUTS; MULTIPROCESSOR-SYSTEM; PRIORITY-BASED; STREAM PROCESSING; TASK GRAPH; TIME DIVISION; TWO PARAMETER;

BUDGET CONTROL; HYDRAULICS; MICROPROCESSOR CHIPS; SCHEDULING; THROUGHPUT; TIME DIVISION MULTIPLEXING;

DATA FLOW ANALYSIS;

EID: 74749104897     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2009.148     Document Type: Conference Paper

References (17)

1. L. Abeni and G. Buttazzo. Resource Reservation in Dynamic Real-Time Systems. Real-Time Systems, 27(2):123-167, 2004.
2. M. Bekooij, S. Parmar, and J. van Meerbergen. Performance guarantees by simulation of process networks. In SCOPES, pages 10-19, 2005.
3. R. L. Cruz. A Calculus for Network Delay: Part II: Network Analysis. IEEE Transactions on Information Theory, 37(1):132-141, 1991.
4. A. Dasdan. Experimental Analysis of the Fastest Optimum Cycle Ratio and Mean Algorithms. ACM Transactions on Design Automation of Embedded Systems, 9(4):385-418, October 2004.
5. M. Dertouzos. Control Robotics: The procedural control of physical processes. Information Processing, 74:807-813, 1974.
6. A. Ghamarian et al. Throughput Analysis of Synchronous Data Flow Graphs. Application of Concurrency to System Design, 2006. ACSD 2006. Sixth International Conference on, pages 25-36, June 2006.
7. M. Jersak, K. Richter, and R. Ernst. Performance Analysis of Complex Embedded Sytems. International Journal of Embedded Sytems, 1(1-2):33-49, 2005.
8. M. Krsti, E. Grass, F. K. Grkaynak, and P. Vivet. Globally Asynchronous, Locally Synchronous Circuits: Overview and Outlook. IEEE Design and Test of Computers, 24(5):430-441, 2007.
9. C. Liu and J. Layland. Scheduling Algorithms forMultiprogramming in a Hard-Real-Time environment. J. ACM, 28:101-155, 2004.
10. A. Maxiaguine et al. Tuning SoC Platforms for Multimedia Processing: Identifying Limits and Tradeoffs. In CODES+ISSS, pages 128-133, 2004.
11. C. Mercer, S. Savage, and H. Tokuda. Processor Capacity Reserves: Operating System Support for Multimedia Applications. Proceedings of the International Conference on Multimedia Computing and Systems, pages 90-99, May 1994.
12. A. Nieuwland et. al. C-HEAP: A Heterogeneous Multi-Processor Architecture Template and Scalable and Flexible Protocol for the Design of Embedded Signal Processing Systems. Design Automation for Embedded Systems, 7(3), 2002.
13. S. Sriram and S. S. Bhattacharyya. Embedded Multiprocessors: Scheduling and Synchronization. Marcel Dekker, Inc., 2000.
14. D. Stiliadis and A. Varma. Latency-rate servers: a general model for analysis of traffic scheduling algorithms. IEEE/ACM Transactions on Networking, 6(5):611-624, 1998.
15. M. H. Wiggers, M. J. G. Bekooij, and G. J. M. Smit. Modelling run-time arbitration by latency-rate servers in dataflow graphs. In SCOPES, pages 11-22, 2007.
16. M. H.Wiggers, M. J. G. Bekooij, and G. J.M. Smit. Buffer Capacity Computation for Throughput Constrained Streaming Applications with Data-Dependent Inter-Task Communication. In IEEE Real-Time and Embedded Technology and Applications Symposium, pages 183-194, 2008.
17. M. H. Wiggers, M. J. G. Bekooij, and G. J. M. Smit. Computation of Buffer Capacities for Throughput Constrained and Data Dependent Inter-Task Communication. In DATE, pages 640-645, 2008.