Digitally enhanced software-defined radio receiver robust to out-of-band interference

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 12, 2009, Pages 3359-3375

  Ru, Zhiyu ^a   Moseley, Niels A ^a   Klumperink, Eric A M ^a   Nauta, Bram ^a  

^a UNIVERSITY OF TWENTE   (Netherlands)

Author keywords

Adaptive interference cancellation; Adaptive signal processing; Baseband processing; Blocker; Blocker filtering; CMOS; Cross correlation; Digitally assisted; Digitally enhanced; Harmonic mixing; Harmonic rejection; Interference mitigation; Linearity; LMS; Low noise amplifier (LNA); Low noise transconductance amplifier (LNTA); Mismatch; Multiphase; Multiphase clock; Nonlinearity; Out of band interference; Passive mixer; Polyphase; Receiver; Robust receiver; SAW less; Software radio (SWR); Software defined radio (SDR); Switching mixer; Wideband receiver

Indexed keywords

ADAPTIVE INTERFERENCE CANCELLATION; ADAPTIVE SIGNAL PROCESSING; BASE-BAND PROCESSING; CROSS CORRELATIONS; HARMONIC MIXING; HARMONIC REJECTION; INTERFERENCE MITIGATION; LMS; LOW NOISE; MULTIPHASE CLOCK; NON-LINEARITY; OUT-OF-BAND; PASSIVE MIXERS; SOFTWARE RADIO; SOFTWARE-DEFINED RADIOS; SWITCHING MIXERS; TRANSCONDUCTANCE AMPLIFIER; WIDEBAND RECEIVERS;

ACOUSTIC SURFACE WAVE DEVICES; AUDIO FREQUENCY AMPLIFIERS; BROADBAND AMPLIFIERS; CLOCKS; COMPUTER SOFTWARE; FEEDBACK AMPLIFIERS; FILTER BANKS; HARMONIC ANALYSIS; INFORMATION RETRIEVAL; LINEARIZATION; LOW NOISE AMPLIFIERS; MIXERS (MACHINERY); MIXING; RADIO INTERFERENCE; SAWING; SIGNAL PROCESSING; TRANSCONDUCTANCE;

RADIO RECEIVERS;

EID: 72949100166     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2032272     Document Type: Conference Paper

References (33)

1. V. Giannini et al., "A 2 mm 0.1 G-to-5 GHz SDR receiver in 45 nm digital CMOS," in IEEE ISSCC Dig. Tech. Papers, Feb. 2009, pp. 408-409.
2. R. Bagheri et al., "An 800-MHz-6-GHz software- defined wireless receiver in 90-nm CMOS," IEEE J. Solid- State Circuits, vol.41, no.12, pp. 2860-2876, Dec. 2006.
3. F. Gatta et al., "An embedded 65 nm CMOS low-IF 48 MHz-to-1 GHz dual tuner for DOCSIS 3.0," in IEEE ISSCC Dig. Tech. Papers, Feb. 2009, pp. 122-123.
4. S. Lerstaveesin, M. Gupta, D. Kang, and B.-S. Song, "A 48-860 MHz CMOS low-IF direct-conversion DTV tuner," IEEE J. Solid-State Circuits, vol.43, no.9, pp. 2013-2024, Sep. 2008.
5. S. C. Blaakmeer, E. Klumperink, D. M. W. Leenaerts, and B. Nauta, "The BLIXER, a wideband balun-LNA-I/Q- mixer topology," IEEE J. Solid-State Circuits, vol.43, no. 12, pp. 2706-2715, Dec. 2008.
6. D. Leenaerts et al., "A 65 nm CMOS inductorless triple-band-group WiMedia UWB PHY," in IEEE ISSCC Dig. Tech. Papers, Feb. 2009, pp. 410-411.
7. D. Manstretta, N. Laurenti, and R. Castello, "A reconfigurable narrowband MB-OFDM UWB receiver architecture," IEEE Trans. Circuits Syst. II: Expr. Briefs, vol.55, no.4, pp. 324-328, Apr. 2008.
8. T. Sowlati et al., "Single-chip multiband WCDMA/HSDPA/HSUPA/ EGPRS transceiver with diversity receiver and 3G DIGRF interface without SAW filters in transmitter/3G receiver paths," in IEEE ISSCC Dig. Tech. Papers, Feb. 2009, pp. 116-117.
9. O. Gaborieau et al., "A SAW-less multiband WEDGE receiver," in IEEE ISSCC Dig. Tech. Papers, Feb. 2009, pp. 114-115.
10. B. Razavi, RF Microelectronics. Upper Saddle River, NJ: Prentice Hall, 1998.
11. V. Aparin and L. E. Larson, "Modified derivative superposition method for linearizing FET low-noise amplifiers," IEEE Trans. Microw. Theory Tech., vol.53, no.2, pp. 571-581, Feb. 2005.
12. W.-H. Chen, G. Liu, B. Zdravko, and A. M. Niknejad, "A highly linear broadband CMOS LNA employing noise and distortion cancellation," IEEE J. Solid-State Circuits, vol.43, no.5, pp. 1164-1176, May 2008.
13. E. A. M. Klumperink and B. Nauta, "Systematic comparison of HF CMOS transconductors," IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol.50, no. 10, pp. 728-741, Oct. 2003.
14. H. Darabi, "A blocker filtering technique for SAW- less wireless receivers," IEEE J. Solid-State Circuits, vol.42, no.12, pp. 2766-2773, Dec. 2007.
15. J. A.Weldon et al., "A 1.75-GHz highly integrated narrowband CMOS transmitter with harmonic-rejection mixers," IEEE J. Solid-State Circuits, vol.36, no.12, pp. 2003-2015, Dec. 2001.
16. Z. Ru, E. Klumperink, and B. Nauta, "A discrete-time mixing receiver architecture with wideband harmonic rejection," in IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 322-616.
17. Z. Ru, E. Klumperink, G. Wienk, and B. Nauta, "A software-defined radio receiver architecture robust to out- of-band interference," in IEEE ISSCC Dig. Tech. Papers, Feb. 2009, pp. 230-231.
18. Z. Ru, E. Klumperink, B. Nauta, and H. Brekelmans, "Polyphase harmonic rejection mixer," Netherlands Patent EP 091000095.0, Filed, Feb. 2009.
19. N. A. Moseley, Z. Ru, E. Klumperink, and B. Nauta, "A 400-to-900 MHz receiver with dual-domain harmonic rejection exploiting adaptive interference cancellation," in IEEE ISSCC Dig. Tech. Papers, Feb. 2009, pp. 232-233.
20. N. A. Moseley, E. Klumperink, and B. Nauta, "A two- stage approach to harmonic rejection mixing using blind interference cancellation," IEEE Trans. Circuits Syst. II: Expr. Briefs, vol.55, no.10, pp. 966-970, Oct. 2008.
21. Z. Ru, "Frequency translation techniques for interference-robust software- defined radio receivers," Ph.D. dissertation, Univ. of Twente, Enschede, The Netherlands, 2009.
22. W. Redman-White and D. M. W. Leenaerts, "1/f noise in passive CMOS mixers for low and zero if integrated receivers," in Proc. 27th ESSCIRC, Sep. 18-20, 2001, pp. 41-44.
23. M. Valla et al., "A 72-mW CMOS 802.11a direct conversion front-end with 3.5-dB NF and 200-kHz 1/f noise corner," IEEE J. Solid-State Circuits, vol.40, no.4, pp. 970-977, Apr. 2005.
24. D. Kaczman et al., "A single-chip 10-Band WCDMA/HSDPA 4-Band GSM/EDGE SAW-less CMOS receiver with DigRF 3G interface and 90 dBm IIP2," IEEE J. Solid-State Circuits, vol.44, no.3, pp. 718-739, Mar. 2009.
25. S. Haykin, Adaptive Filter Theory. Upper Saddle River, NJ: Prentice Hall, 2002.
26. B. Widrow et al., "Adaptive noise cancelling: Principles and applications," Proc. IEEE, vol.63, no.12, pp. 1692-1716, Dec. 1975.
27. M.Valkama, M. Renfors, and V.Koivunen, "Advanced methods for I/Q imbalance compensation in communication receivers," IEEE Trans. Signal Process., vol.49, no.10, pp. 2335-2344, Oct. 2001.
28. F. Bruccoleri, E. A. M. Klumperink, and B. Nauta, "Wide-band CMOS low-noise amplifier exploiting thermal noise canceling," IEEE J. Solid- State Circuits, vol.39, no. 2, pp. 275-282, Feb. 2004.
29. B. Razavi, Design of Analog CMOS Integrated Circuits. New York: McGraw-Hill, 2000.
30. T. H. Lee, The Design of CMOS Radio-Frequency Integrated Circuits, 2 ed. Cambridge, U.K.: Cambridge Univ. Press, 2003.
31. S. Rabii and B. A. Wooley, "A 1.8-V digital-audio sigma-delta modulator in 0.8-μm CMOS," IEEE J. Solid- State Circuits, vol.32, no.6, pp. 783-796, Jun. 1997.
32. A. Maxim et al., "A DDFS driven mixing-DAC with image and harmonic rejection capabilities," in IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 372-373.
33. H. Cha, S. Song, H. Kim, and K. Lee, "A CMOS harmonic rejection mixer with mismatch calibration circuitry for digital TV tuner applications," IEEE Trans. Microw. Wireless Compon. Lett., vol.18, no.9, pp. 617- 619, Sep. 2008.