|
Volumn 27, Issue 6, 2009, Pages 3051-3054
|
Conductive atomic force microscopy study of self-assembled silicon nanostructures
|
Author keywords
[No Author keywords available]
|
Indexed keywords
BARRIER HEIGHTS;
CMOS-COMPATIBLE TECHNOLOGY;
CONDUCTIVE ATOMIC FORCE MICROSCOPY;
CURRENT FLOWS;
CURRENT VOLTAGE;
ELECTRICAL TRANSPORT PROPERTIES;
ELECTRONIC DEVICE;
FIELD-EMISSION DEVICES;
IDEALITY FACTORS;
SELF ASSEMBLY PROCESS;
SELF-ASSEMBLED;
SILICON NANOSTRUCTURES;
SPECTROSCOPY MEASUREMENTS;
ATOMIC FORCE MICROSCOPY;
COMPUTER CRIME;
ELECTRIC PROPERTIES;
RAPID THERMAL ANNEALING;
RAPID THERMAL PROCESSING;
TRANSPORT PROPERTIES;
NANOSTRUCTURES;
|
EID: 72849142182
PISSN: 10711023
EISSN: None
Source Type: Journal
DOI: 10.1116/1.3258147 Document Type: Conference Paper |
Times cited : (7)
|
References (22)
|