A flexible datapath generator for physical oriented design

European Solid-State Circuits Conference

Volumn , Issue , 2001, Pages 393-396

  Weiss, O ^a   Gansen, M ^a   Noll, T G ^a  

^a RWTH AACHEN UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

ASIC DESIGN; BUILDING BLOCKES; DATA PATHS; DESIGN EFFORT; HIGH FLEXIBILITY; IP BLOCK; SILICON AREA; THROUGHPUT RATE;

APPLICATION SPECIFIC INTEGRATED CIRCUITS; BENCHMARKING; INTEGRATED CIRCUITS;

DESIGN;

EID: 72849110579     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. "International Technology Roadmap for Semiconductors," Semiconductor Industry Association, 1999
2. D. J. Eaglesham "0.18μm CMOS and beyond," Design Automation Conference, IEEE, June 1999
3. J. Yim, C. Kyung "Reducing Cross-Coupling among Interconnect Wires in Deep-Submicron Datapath Design," Design Automation Conference, IEEE, June 2000
4. W. J. Grundmann, D. Dobberpuhl, R. L. Allmon, and N. L. Rethman "Designing High-Performance CMOS Microprocessors Using Full Custom Techniques," Design Automation Conference, IEEE, June 1997
5. W. J. Dally, A. Chang "The Role of Custom Design in ASIC Chips," Design Automation Conference, IEEE, June 2000
6. R. A. Hawley, B. C. Wong, T. Lin, J. Laskowski, and H. Samueli "Design Techniques for Silicon Compiler Implementations of High-Speed FIR Digital Filters," Journal of Solid-State Circuits, IEEE, vol. 31, no. 5, pp. 656-666, May 1996
7. A. Fettweis "Realizability of Digital Filter Networks," Archiv für Elektronik und Ü bertragungstechnik, vol. 30, pp. 90-96, 1976
8. R. R. Brodersen "Anatomy of a Silicon Compiler," Kluwer Academic Publishers, 1992
9. L. Brange, M. Torkelson "A basic CAD-tool for module generation," European Solid-State Circuits Conference, IEEE, pp. 72-75, 1989
10. Ch. Henning, R. Schwann, V. Gierenz, and T. G. Noll "A low power reconfigurable 12-tap FIR interpolation filter with fixed coefficient sets," European Solid-State Circuits Conference, IEEE, September 2000
11. V. Gierenz, O. Weiß, T. G. Noll, I. Carew, J. Ashley, and R. Karabed "A 550Mb/s Radix-4 Bit-Level Pipelined 16-State 0.25-μm CMOS Viterbi Decoder," International Conference on Application-specific Systems, Architectures and Processors, IEEE, pp. 195-199, July 2000