A low power reconfigurable 12-tap FIR interpolation filter with fixed coefficient sets

European Solid-State Circuits Conference

Volumn , Issue , 2000, Pages 81-84

  Henning, C ^a   Schwann, R ^a   Gierenz, V ^a   Noll, T G ^a  

^a RWTH AACHEN UNIVERSITY   (Germany)

Author keywords

[No Author keywords available]

Indexed keywords

CLOCK FREQUENCY; CMOS TECHNOLOGY; GENERATOR DESIGN; HANDHELD ULTRASOUND; INTERPOLATION FILTERS; PHASE ALTERATIONS; PHYSICAL LAYOUT; RECONFIGURABLE COEFFICIENTS;

CMOS INTEGRATED CIRCUITS; DESIGN; SIGNAL FILTERING AND PREDICTION;

RECONFIGURABLE ARCHITECTURES;

EID: 56749088928     PISSN: 19308833     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. R. A. Hawley, B. C. Wong, T. Lin, J. Laskowski, and H. Samueli, "Design Techniques for Silicon Compiler Implementations of High-Speed FIR Digital Filters," IEEE JSSC, pp. 656-667, May 1996.
2. T. G. Noll, "High Throughput Digital Filters," VLSI Implementations for Image Communications, P. Pirsch (Editor), pp. 171-211, Elsevier 1993.
3. O. Salomon, J.-M. Green, and H. Klar, "General Algorithms for a Simplified Addition of 2's Complement Numbers," IEEE JSSC, pp. 839-844, July 1995.
4. W. Ulbrich, "MOS Digital Filter Design," Design of MOS VLSI Circuits for Telecommunications, Y.Tsividis and P. Antognetti (Editors), pp. 236-271, Prentice-Hall 1985.
5. T. G. Noll, "Carry-save architectures for high-speed digital signal processing," Journal of VLSI Signal Processing, pp. 121-140, June 1991.
6. M. Gansen, F. Richter, O. Weiß, and T. G. Noll, "A Datapath Generator for Full Custom Macros of Iterative Logic Arrays," Proceedings of the IEEE 1997 Int. Conference on Application Specific Systems, Architectures, and Processors, pp. 438-447, July 1997.
7. D. Reuver and H. Klar, "A Configurable Convolution Chip with Programmable Coefficients," IEEE JSSC, pp. 1121-1123, July 1992.
8. D. Pearson, et al., "250 MHz Digital FIR Filters for PRML Disk Read Channels," IEEE Int. Solid-State Conference Digest of Technical Papers, pp. 80-81, February 1995.
9. L. Thon, et al., "A 240 MHz 8-Tap FIR Filter for Disk-Drive Read Channels," IEEE Int. Solid-State Conference Digest of Technical Papers, pp. 82-83, February 1995.
10. C. Xu, C.-Y. Wang and K. K. Parhi, "Order-Configurable Programmable Power-Efficient FIR Filters," Proceedings of the 3rd Int. Conference on High Performance Computing, pp. 357-361, December 1996.
11. C. J. Nicol, P. Larsson, K. Azadet, and J. H. O'Neill, "A Low Power 128-Tap Digital Adaptive Equalizer for Broadband Modems," IEEE Int. Solid-State Conference Digest of Technical Papers, pp. 620-627, February 1997.