-
2
-
-
49249086142
-
Larrabee: A many-core X86 architecture for visual computing
-
L. Seiler, D. Carmean, E. Sprangle, T. Forsyth, M. Abrash, P. Dubey, S. Junkins, A. Lake, J. Sugerman, R. Cavin, R. Espasa, E. Grochowski, T. Juan, and P. Hanrahan, "Larrabee: a many-core X86 architecture for visual computing," ACM Trans. Graph., vol.27, no.3, pp. 1-15, 2008.
-
(2008)
ACM Trans. Graph
, vol.27
, Issue.3
, pp. 1-15
-
-
Seiler, L.1
Carmean, D.2
Sprangle, E.3
Forsyth, T.4
Abrash, M.5
Dubey, P.6
Junkins, S.7
Lake, A.8
Sugerman, J.9
Cavin, R.10
Espasa, R.11
Grochowski, E.12
Juan, T.13
Hanrahan, P.14
-
3
-
-
37549032725
-
IBM Power6 microarchitecture
-
H. Q. Le, W. J. Starke, J. S. Fields, F. P. O'Connell, D. Q. Nguyen, B. J. Ronchetti, W. M. Sauer, E. M. Schwarz, and M. T. Vaden, "IBM Power6 microarchitecture," IBM J. Res. Dev., vol.51, no.6, pp. 639-662, 2007.
-
(2007)
IBM J. Res. Dev.
, vol.51
, Issue.6
, pp. 639-662
-
-
Le, H.Q.1
Starke, W.J.2
Fields, J.S.3
O'connell, F.P.4
Nguyen, D.Q.5
Ronchetti, B.J.6
Sauer, W.M.7
Schwarz, E.M.8
Vaden, M.T.9
-
4
-
-
27544432558
-
The impact of performance asymmetry in emerging multicore architectures
-
S. Balakrishnan, R. Rajwar, M. Upton, and K. K. Lai, "The impact of performance asymmetry in emerging multicore architectures." in ISCA. IEEE Computer Society, 2005, pp. 506-517.
-
(2005)
ISCA. IEEE Computer Society
, pp. 506-517
-
-
Balakrishnan, S.1
Rajwar, R.2
Upton, M.3
Lai, K.K.4
-
5
-
-
34247174509
-
Core architecture optimization for heterogeneous chip multiprocessors
-
E. R. Altman, K. Skadron, and B. G. Zorn, Eds. ACM
-
R. Kumar, D. M. Tullsen, and N. P. Jouppi, "Core architecture optimization for heterogeneous chip multiprocessors." in PACT, E. R. Altman, K. Skadron, and B. G. Zorn, Eds. ACM, 2006, pp. 23-32.
-
(2006)
PACT
, pp. 23-32
-
-
Kumar, R.1
Tullsen, D.M.2
Jouppi, N.P.3
-
6
-
-
4644370318
-
Single-ISA heterogeneous multi-core architectures for multithreaded workload performance
-
R. Kumar, D. M. Tullsen, P. Ranganathan, N. P. Jouppi, and K. I. Farkas, "Single-ISA heterogeneous multi-core architectures for multithreaded workload performance." in ISCA. IEEE Computer Society, 2004, pp. 64-75.
-
(2004)
ISCA. IEEE Computer Society
, pp. 64-75
-
-
Kumar, R.1
Tullsen, D.M.2
Ranganathan, P.3
Jouppi, N.P.4
Farkas, K.I.5
-
7
-
-
34548088089
-
Feedback-directed thread scheduling with memory considerations
-
F. Song, S. Moore, and J. Dongarra, "Feedback-directed thread scheduling with memory considerations," in HPDC '07: Proceedings of the 16th international symposium on High performance distributed computing, 2007, pp. 97-106.
-
(2007)
HPDC '07: Proceedings of the 16th International Symposium on High Performance Distributed Computing
, pp. 97-106
-
-
Song, F.1
Moore, S.2
Dongarra, J.3
-
8
-
-
72049121618
-
-
University of Tennessee, Computer Science Tech. Rep. UT-CS-08-626
-
F. Song, S. Moore, and J. Dongarra, "Analytical modeling for affinitybased thread scheduling on multicore platforms," University of Tennessee, Computer Science Tech. Rep. UT-CS-08-626, 2008.
-
(2008)
Analytical Modeling for Affinitybased Thread Scheduling on Multicore Platforms
-
-
Song, F.1
Moore, S.2
Dongarra, J.3
-
9
-
-
0003876316
-
-
Upper Saddle River, NJ, USA: Prentice-Hall, Inc.
-
H. El-Rewini, T. G. Lewis, and H. H. Ali, Task scheduling in parallel and distributed systems. Upper Saddle River, NJ, USA: Prentice-Hall, Inc., 1994.
-
(1994)
Task Scheduling in Parallel and Distributed Systems
-
-
El-Rewini, H.1
Lewis, T.G.2
Ali, H.H.3
-
10
-
-
0030259746
-
Thread scheduling for cache locality
-
J. Philbin, J. Edler, O. J. Anshus, C. C. Douglas, and K. Li, "Thread scheduling for cache locality." in ASPLOS, 1996, pp. 60-71.
-
(1996)
ASPLOS
, pp. 60-71
-
-
Philbin, J.1
Edler, J.2
Anshus, O.J.3
Douglas, C.C.4
Li, K.5
-
11
-
-
0346502782
-
Restructuring computations for temporal data cache locality
-
V. K. Pingali, S. A. McKee, W. C. Hsieh, and J. B. Carter, "Restructuring computations for temporal data cache locality." International Journal of Parallel Programming, vol.31, no.4, pp. 305-338, 2003.
-
(2003)
International Journal of Parallel Programming
, vol.31
, Issue.4
, pp. 305-338
-
-
Pingali, V.K.1
McKee, S.A.2
Hsieh, W.C.3
Carter, J.B.4
-
12
-
-
0242422577
-
Implementing the MPI process topology mechanism
-
Los Alamitos, CA, USA: IEEE Computer Society Press
-
J. L. Träff, "Implementing the MPI process topology mechanism," in Supercomputing '02: Proceedings of the 2002 ACM/IEEE conference on Supercomputing. Los Alamitos, CA, USA: IEEE Computer Society Press, 2002, pp. 1-14.
-
(2002)
Supercomputing '02: Proceedings of the 2002 ACM/IEEE Conference on Supercomputing
, pp. 1-14
-
-
Träff, J.L.1
-
13
-
-
3042618790
-
Improving the locality of the sparse matrix-vector product on shared memory multiprocessors
-
J. C. Pichel, D. B. Heras, J. C. Cabaleiro, and F. F. Rivera, "Improving the locality of the sparse matrix-vector product on shared memory multiprocessors." in PDP. IEEE Computer Society, 2004, pp. 66-71.
-
(2004)
PDP. IEEE Computer Society
, pp. 66-71
-
-
Pichel, J.C.1
Heras, D.B.2
Cabaleiro, J.C.3
Rivera, F.F.4
-
14
-
-
33846984912
-
A new technique to reduce false sharing in parallel irregular codes based on distance functions
-
J. C. Pichel, D. B. Heras, J. C. Cabaleiro, and F. F. Rivera, "A new technique to reduce false sharing in parallel irregular codes based on distance functions," in ISPAN. IEEE Computer Society, 2005, pp. 306-311.
-
(2005)
ISPAN. IEEE Computer Society
, pp. 306-311
-
-
Pichel, J.C.1
Heras, D.B.2
Cabaleiro, J.C.3
Rivera, F.F.4
-
15
-
-
0031215997
-
How good is recursive bisection?
-
H. D. Simon and S.-H. Teng, "How good is recursive bisection?" SIAM J. Sci. Comput., vol.18, no.5, pp. 1436-1445, 1997.
-
(1997)
SIAM J. Sci. Comput.
, vol.18
, Issue.5
, pp. 1436-1445
-
-
Simon, H.D.1
Teng, S.-H.2
|