An internet-based IP protection scheme for circuit designs using linear feedback shift register(LFSR)-based locking

Proceedings of the 22nd Symposium on Integrated Circuits and Systems Design, SBCCI 2009

Volumn , Issue , 2009, Pages

  Halder, Raju ^a   Dasgupta, Parthasarathi ^b   Naskar, Saptarshi ^a   Sarma, Samar Sen ^a  

^a UNIVERSITY OF CALCUTTA   (India)

^b INDIAN INSTITUTE OF MANAGEMENT CALCUTTA   (India)

Author keywords

Decryption; Encryption; Intellectual property protection (IPP); Watermarking

Indexed keywords

BENCH-MARK PROBLEMS; CIRCUIT DESIGNS; DECRYPTION; DESIGN FILES; DIGITAL SYSTEM DESIGN; EMPIRICAL EVIDENCE; INTELLECTUAL PROPERTY PROTECTION; INTERNET BASED; IP PROTECTION; IP REUSE; LINEAR FEEDBACK SHIFT REGISTERS; LOCKING SCHEMES; NON-REPUDIATION;

DESIGN; FEEDBACK; INTEGRATED CIRCUIT MANUFACTURE; INTEGRATED CIRCUITS; INTELLECTUAL PROPERTY; INTERNET; INTERNET PROTOCOLS; PENSION PLANS; SHIFT REGISTERS; SYSTEMS ANALYSIS; WATERMARKING;

CRYPTOGRAPHY;

EID: 70949093639     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1601896.1601915     Document Type: Conference Paper

References (17)

1. J. Lach. A. B. Kahng and H. Mangione-Smith. Constraint-based watermarking techniques for design ip protection. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 20(10):1236-1251, 2001.
2. H. J. Choi A. E. Caldwell and A. B. Kahng. Effective iterative technique for fingerprinting design ip. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 23(2), 2004.
3. P. R. Pari G. Qu. A. Jain L. Yuan. Zero overhead watermarking technique for fpga designs. In Proc. of the Great Lakes Symposium on VLSI (GLSVLSI), pages 147-152, April 2003.
4. I. L. Markov M. Potkonjak P. Tucker H. Wang A. B. Kahng, S. Mantik and G. Wolfe. Robust ip watermarking methodologies for physical design. In Proc. of the Design Automation Conference, pages 782-787, June 1998.
5. E. Charbon. Hierarchical watermarking in ic design. In Proc. of the Custom Integrated Circuits Conference, 1998.
6. E. Charbon and I. H. Torunoglu. On intellectual property protection. In Proc. of the Custom Integrated Circuits Conference, pages 517-522, 2000.
7. S. Sur-Kolay S. Sen-Sarma D. Saha P. Dasgupta. A novel scheme for encoding and watermark embedding in vlsi physical design for ip protection. In Proc. of the International Computing Conference: Theory and Algorithms, pages 111-116, 2007.
8. A. Garcia A. Loris U. Meyer-Baese E. Castillo, L. Parrilla. Ipp watermarking technique for ip core protection on fpl devices. In Proc. of the Field Programmable Logic and Applications, pages 1-6, August 2006.
9. J. P. Hayes. Computer Architecture and Organization. Tata Mc-graw Hill, 1996.
10. W. H. Mangionne-Smith J. Lach and M. Potkonjak. Robust fpga intellectual property protection through multiple small watermarks. In Proc. of IEEE/ACM Design Automation Conference, pages 831-836, June 1999.
11. L. Ghouti L. Yuan, G. Qu and A. Bouridane. Vlsi design ip protection: Solutions, new challenges, and opportunities. In Proc. of NASA/ESA Conf. on AHS, 2006.
12. R. C. Merkle. Secrecy, authentication, and public key systems. Stanford Ph.D. Thesis, 1979.
13. A. D. Friedman Miron Abramovici Melvin A. Breuer. Digital System testing and Testable Design. Jaico Publishers, 2001.
14. M. Ni and Z. Gao. Detector-based watermarking technique for soft ip core protection in high synthesis design level. In Proc. of the, pages 1348-1352, 2005.
15. W. Stallings. Cryptography and network security. Prentice-Hall India, 2005.
16. The ISPD98 Circuit Benchmark Suite. http://vlsicad.ucsd.edu/uclaweb/ cheese/ispd98.html.
17. th Information Hiding Workshop (IHWŠ04), pages 224-238, May 2004.