VLSI design IP protection: Solutions, new challenges, and opportunities

Proceedings - First NASA/ESA Conference on Adaptive Hardware and Systems, AHS 2006

Volumn 2006, Issue , 2006, Pages 469-476

  Yuan, Lin ^a   Qu, Gang ^a   Ghouti, Lahouari ^b   Bouridane, Ahmed ^b  

^a UNIVERSITY OF MARYLAND   (United States)

^b QUEEN'S UNIVERSITY BELFAST   (United Kingdom)

Author keywords

[No Author keywords available]

Indexed keywords

INDUSTRIAL APPLICATIONS; INTELLECTUAL PROPERTY; SECURITY OF DATA; VLSI CIRCUITS;

DESIGN DATA;

LOGIC DESIGN;

EID: 33845587917     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/AHS.2006.77     Document Type: Conference Paper

References (30)

1. Virtual Socket Interface Alliance. "Fall Worldwide Member Meeting: A Year of Achievement", October 1997.
2. A.B. Kahng, et al. "Watermarking Techniques for Intellectual Property Protection", 35th ACM/IEEE Design Automation Conference Proceedings, pp. 776-781, June 1998.
3. Virtual Socket Interface Alliance. "Intellectual Property Protection White Paper; Schemes, Alternatives and Discussion Version 1.0", September 2000.
4. International Technology Roadmap for Semiconductors. http://public.itrs. net/Files/2001ITRS/
5. Virtual Socket Interface Alliance. "Virtual Component Identification Physical Tagging Standard (IPP 1 1.0)", 2000.
6. J. Lach, W.H. Mangione-Smith, and M. Potkonjak. "FPGA Fingerprinting Techniques for Protecting Intellectual Property," Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, pp. 299-302, May 1998.
7. E. Charbon. "Hierarchical Watermarking in IC Design," IEEE 1998 Custom Integrated Circuits Conference, pp. 295-298, May 1998.
8. D. Kirovski et al. "Intellectual Property Protection by Watermarking Combinational Logic Synthesis Solutions", IEEE/ACM International Conference on Computer Aided Design, pp. 194-198, November 1998.
9. th IEEE Conference on Design Automation Conference, pp. 831-836, June 1999.
10. A.L. Oliveira. "Robust Techniques for Watermarking Sequential Circuit Designs", 36th ACM/IEEE Design Automation Conference Proceedings, pp. 837-842, 1999.
11. A. B. Kahng et al. "Copy Detection for Intellectual Property Protection of VLSI Design", Proc. IEEE/ACM Intl. Conference on Computer-Aided Design, pp. 600-604, November, 1999.
12. I. Hong and M. Potkonjak. "Behavioral Synthesis Techniques for Intellectual Property Protection", 36th ACM/IEEE Design Automation Conference Proceedings, pp. 849-854, 1999.
13. K.W. Yip and T.S. Ng, "Partial-Encryption Technique for Intellectual Property Protection of FPGA-Based Products", IEEE Transactions on Consumer Electronics, pp. 183-190, February 2000.
14. G. Qu and M. Potkonjak. "Fingerprinting Intellectual Property Using Constraint-Addition", 37th ACM/IEEE Design Automation Conference Proceedings, pp. 587-592, June 2000.
15. A. B. Kahng, et al., "Constraint-Based Watermarking Techniques for Design IP Protection", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 1236-1252, October 2001.
16. G. Qu. "Publicly Detectable Techniques for the Protection of Virtual Components", 38th ACM/IEEE Design Automation Conference Proceedings, pp. 474-479, June 2001.
17. G. Qu and M. Potkonjak. "Analysis of Watermarking Techniques for Graph Coloring Problem", IEEE/ACM International Conference on Computer Aided Design, pp. 190-193, November 1998.
18. M. Keating and P. Bricaud. "Reuse Methodology Manual, For System-On-A-Chip Designs," Second Edition, 1999.
19. D. Kirovski, D. Liu, J.L. Wong, and M. Potkonjak. "Forensic Engineering Techniques for VLSI CAD Tools", 37th ACM/IEEE Design Automation Conference Proceedings, pp. 581-586, June 2000.
20. F.L. Chan, M.D. Spiller, and A.R. Newton. "WELD -An Environment for Web-Based Electronic Design", 35th ACM/IEEE Design Automation Conference Proceedings, pp. 146-151, June 1998.
21. A. Fin and F. Fummi. "A Web-CAD Methodolgoy for IP-Core Analysis and Simulation", 37th ACM/IEEE Design Automation Conference Proceedings, pp. 597-600, 2000.
22. K. Hines and G. Bordello. "A Geographically Distributed Framework for Embedded System Design and Validation", 35th ACM/IEEE Design Automation Conference Proceedings, pp. 140-145, June 1998.
23. http://www-1.ibm.com/technology/news/2003/062403ondemand.shtml
24. G. Qu, J. Wong, and M. Potkonjak. "Optimization-Intensive Watermarking Techniques for Decision Problems", IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 23, No. 1, pp. 119-127, January 2004.
25. A. Jain et al. "Zero Overhead Watermarking Technique for FPGA Designs", 13th IEEE /ACM Great Lakes Symposium on VLSI (GLSVLSI'03), pp. 147-152, April 2003.
26. E. Charbon and I. Torunoglu. "Copyright Protection of Designs Based on Multi Source IPs", IEEE/ACM International Conference on Computer Aided Design, pp. 591-595, November 1999.
27. Virtual Socket Interface Alliance. "Soft Intellectual Property (IP) Tagging Standard Version 1.0 (IPP 4 1.0)", August 2004.
28. L. Yuan, P. Pari, and G. Qu. "Soft IP Protection: Watermarking HDL Source Codes", 6th Information Hiding Workshop (IHW'04), pp. 224-238, LNCS Vol. 3200, Springer-Verlag, May 2004.
29. L. Yuan, G. Qu, and A. Srivastava. "VLSI CAD Tool Protection by Birthmarking Design Solutions", 15th IEEE /ACM Great Lakes Symposium on VLSI (GLSVLSI'05), pp. 341-344, April 2005.
30. L. Yuan and G. Qu. "Information Hiding in Finite State Machine", 6th Information Hiding Workshop (IHW'04), pp. 340-354, LNCS Vol. 3200, Springer-Verlag, May 2004.