Design of a multi-level/analog ferroelectric memory device

Integrated Ferroelectrics

Volumn 89, Issue 1, 2007, Pages 12-19

  MacLeod, Todd C ^a   Phillips, Thomas A ^a,b   Ho, Fat D ^b  

^a NASA MARSHALL SPACE FLIGHT CENTER   (United States)

^b UNIVERSITY OF ALABAMA IN HUNTSVILLE   (United States)

Author keywords

Analog; Memory; Multi level; Transistor

Indexed keywords

EID: 70450238147     PISSN: 10584587     EISSN: 16078489     Source Type: Journal    
DOI: 10.1080/10584580601077435     Document Type: Conference Paper

References (6)

1. Y. Choi and Y. Kim, A nanoscale scalable memory architecture for molecular electronics. Nanotechnology, 15, S639-S644 PII (2004).
2. Kingston Technology Company, SD Flash data sheet, www.kingston.com/ digital (2005).
3. E. Kinvi-Boh M. Aline, O. Sentieys, and Edgar D. Olson, MVL circuit design and characterization at the transistor level using SUS-LOC, ismvl, p. 105, 33rd International Symposium on Multiple-Valued Logic (2003).
4. R. Michelonil, O. Khouri, S. Gregori, A. Cabrini, G. Campardol, L. Fratin, and G. Torelli, A 0.13-μm CMOS NOR Flash Memory Experimental Chip for 4-b/cell Digital Storage, European Solid-State Circuits Conference Proceedings, pp. 131-134.
5. J. Raye and R. Smith, A Temperature-Dependent Hysteresis Model for Relaxor Ferroelectric Compounds, Proceedings of SPIE, Volume 5383 Smart Structures and Materials 2004: Modeling, Signal Processing, and Control (July 2004), pp. 1-10.
6. P. L. Rolandi, R. Canegallo, E. Chioffi, D. Gerna, G. Guaitini, C. Issartel, F. Lhermet, M. Pasotti, and A. Kramer, IM-Cell 6b/Cell analog flash memory for digital storage IEEE Solid State Conference Proceedings (1998), pp. 21.2-1-21.2-3.