Architectures for extreme-scale computing

Computer

Volumn 42, Issue 11, 2009, Pages 28-35

  Torrellas, Josep ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 70450209566     PISSN: 00189162     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/MC.2009.341     Document Type: Article

References (10)

1. P. Kogge et al., ExaScale Computing Study: Technology Challenges in Achieving Exascale Systems, DARPA Information Processing Techniques Office (IPTO) sponsored study, 2008; *www.cse.nd.edu/Reports/2008/TR-2008-2013 pdf.
2. E. Grochowski and M. Annavaram, "Energy per Instruction Trends in Intel Microprocessors," Technology@Intel Magazine, Mar. 2006, pp. 1-8.
3. R. Dreslinski et al., "Near Threshold Computing: Overcoming Performance Degradation from Aggressive Voltage Scaling," Proc. Workshop Energy-Efficient Design, 2009, pp. 44-49.
4. B. Lee et al., "Architecting Phase Change Memory as a Scalable DRAM Alternative," Proc. Int'l Symp. Computer Architecture (ISCA 09), ACM Press, 2009, pp. 2-13.
5. R. Ramaswami and K. Sivarajan, Optical Networks: A Practical Perspective, Morgan Kaufmann, 2nd ed., 2002.
6. D. Vantrease et al., "Corona: System Implications of Emerging Nanophotonic Technology," Proc. Int'l Symp. Computer Architecture (ISCA 08), IEEE Press, 2008, pp. 153-164.
7. J. Shirako et al., "Phasers: A Unified Deadlock-Free Construct for Collective and Point-to-Point Synchronization," Proc. Int'l Conf. Supercomputing (SC 08), ACM Press, 2008, pp. 277-288.
8. M. Prvulovic, Z. Zhang, and J. Torrellas, "ReVive: Cost-Effective Architectural Support for Rollback Recovery in Shared-Memory Multiprocessors," Proc. Int'l Symp. Computer Architecture (ISCA 02), ACM Press, 2002, pp. 111-122.
9. J. Brodman et al., "New Abstractions for Data Parallel Programming," Proc. First Usenix Workshop on Hot Topics in Parallelism (HotPar), Usenix Assoc., 2009; *www.usenix. org/event/hotpar09/tech/full- papers/brodman/brodman. pdf.
10. J. Tuck et al., "SoftSig: Software-Exposed Hardware Signatures for Code Analysis and Optimization," Proc. Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS 08), ACM Press, 2008, pp. 145-156.