A power, performance scalable eight-cores media processor for mobile multimedia applications

IEEE Journal of Solid-State Circuits

Volumn 44, Issue 11, 2009, Pages 2957-2965

  Mori, Tatsuya ^a   Ueda, Yasuyuki ^a   Nonogaki, Nobuhiro ^a   Terazawa, Toshihiro ^a   Sroka, Milosz ^a   Fujita, Tetsuya ^a   Kodaka, Takeshi ^a   Mori, Takayuki ^a   Morita, Kumiko ^a   Arakida, Hideho ^a   Miura, Takashi ^a   Okuda, Yuji ^a   Kizu, Toshiki ^a   Tsuboi, Yoshiro ^a  

^a TOSHIBA CORPORATION   (Japan)

Author keywords

AAC audio decoder; H.264 video decoder; Low power consumption; Mobile multimedia applications; Multi core processor; Scalable performance; Supply voltage control

Indexed keywords

AAC AUDIO DECODER; H.264 VIDEO DECODER; LOW POWER CONSUMPTION; MOBILE MULTIMEDIA APPLICATIONS; MULTI-CORE PROCESSOR; SCALABLE PERFORMANCE; SUPPLY VOLTAGE CONTROL;

DECODING; ELECTRIC POTENTIAL; ELECTRIC POWER SUPPLIES TO APPARATUS; ELECTRIC POWER UTILIZATION; HUMAN REHABILITATION ENGINEERING; MULTIMEDIA SYSTEMS; REUSABILITY; VOLTAGE CONTROL; VOLTAGE REGULATORS;

COMPUTER SOFTWARE REUSABILITY;

EID: 70449504758     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/JSSC.2009.2028936     Document Type: Article

References (9)

1. D. Pham et al., The design and implementation of a first-generation CELL processor, in IEEE ISSCC Dig. Tech. Papers, Feb. 2005, pp. 184-185.
2. G. Gammie et al., A 45 nm 3.5 G baseband-and-multimedia-application processor using adaptive body-bias and ultra-low-power techniques, in IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 258-259.
3. T. Fujiyoshi et al., A 63-mW H.264/MPEG-4 audio/visual codec LSI with module-wise dynamic voltage/frequency scaling, IEEE J. Solid- State Circuits, vol.41, no.1, pp. 54-62, Jan. 2006.
4. K. Iwata et al., A 342 mW mobile application processor with full-HD multi-standard video codec, in IEEE ISSCC Dig. Tech. Papers, Feb. 2009, pp. 158-159.
5. T. Shiota et al., A 51.2 GOPS 1.0 GB/s-DMA single-chip multi-processor integrating quadruple 8-way VLIW processors, in IEEE ISSCC Dig. Tech. Papers, Feb. 2005, pp. 194-195.
6. M. Ito et al., An 8640 MIPS SoC with independent power-off control of 8 CPUs and 8 RAMs by an automatic parallelizing compiler, in IEEE ISSCC Dig. Tech. Papers, Feb. 2008, pp. 90-91.
7. S. Nomura et al., A.9.7 mW AAC-decoding, 620 mW H.264 720p 60 fps decoding, 8-core media processor with embedded forward-bodybiasing and power gating circuit in 65 nm CMOS technology, IEEE ISSCC Dig. Tech. Papers, pp. 262-263, Feb. 2008.
8. J. Tanabe et al., Visconti: Multi-VLIW image recognition processor based on configurable processor, in Proc. IEEE Custom Integrated Circuits Conf., Sep. 2003, pp. 185-188.
9. T. Kodaka et al., Design and implementation of scalable, transparent threads for multi-core media processor, in Proc. Design, Automation & Test in Europe, Apr. 2009, pp. 1035-1039.