Stochastic decoding of LDPC codes over GF(q)

IEEE International Conference on Communications

Volumn , Issue , 2009, Pages

  Sarkis, Gabi ^a   Mannor, Shie ^a   Gross, Warren J ^a  

^a MCGILL UNIVERSITY   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

DECODER ARCHITECTURE; DECODING ALGORITHM; HARDWARE RESOURCES; HIGH THROUGHPUT IMPLEMENTATION; LDPC CODES; NON-BINARY; NON-BINARY LDPC CODES; PERFORMANCE LOSS; STOCHASTIC DECODING; SUM-PRODUCT ALGORITHM;

ERROR CORRECTION; MAGNETIC RECORDING; STOCHASTIC SYSTEMS;

DECODING;

EID: 70449476237     PISSN: 05361486     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICC.2009.5199493     Document Type: Conference Paper

References (15)

1. M. Davey and D. MacKay, "Low-density parity check codes over GF(q)," IEEE Commun. Lett., vol. 2, no. 6, pp. 165-167, 1998.
2. H. Song and J. Cruz, "Reduced-complexity decoding of Q-ary LDPC codes for magnetic recording," IEEE Trans. Magn., vol. 39, no. 2, pp. 1081-1087, 2003.
3. J. Chen, L. Wang, and Y. Li, "Performance comparison between nonbinary LDPC codes and reed-solomon codes over noise bursts channels," in Proc. International Conference on Communications, Circuits and Systems, L. Wang, Ed., vol. 1, 2005, pp. 1-4 Vol. 1.
4. I. Djordjevic and B. Vasic, "Nonbinary LDPC codes for optical communication systems," IEEE Photonics Technology Letters, vol. 17, no. 10, pp. 2224-2226, 2005.
5. C. Spagnol, W. Marnane, and E. Popovici, "FPGA implementations of LDPC over GF(2m) decoders," in Proc. IEEE Workshop on Signal Processing Systems, W. Marnane, Ed., 2007, pp. 273-278.
6. D. MacKay and M. Davey, "Evaluation of Gallager codes for short block length and high rate applications," in In Codes, Systems and Graphical Models. Springer-Verlag, 2000, pp. 113-130.
7. D. Declercq and M. Fossorier, "Decoding algorithms for nonbinary LDPC codes over GF(q)," IEEE Trans. Commun., vol. 55, no. 4, pp. 633-643, 2007.
8. B. Gaines, Advances in Information Systems Science. Plenum, New York, 1969, ch. 2, pp. 37-172.
9. V. Gaudet and A. Rapley, "Iterative decoding using stochastic computation," Electronics Letters, vol. 39, no. 3, pp. 299-301, Feb. 2003.
10. S. Sharifi Tehrani, W. Gross, and S. Mannor, "Stochastic decoding of LDPC codes," IEEE Commun. Lett., vol. 10, no. 10, pp. 716-718, 2006.
11. S. Sharifi Tehrani, S. Mannor, and W. J. Gross, "An area-efficient FPGA-based architecture for fully-parallel stochastic LDPC decoding," in Proc. IEEE Workshop on Signal Processing Systems, 17-19 Oct. 2007, pp. 255-260.
12. -, "Fully parallel stochastic LDPC decoders," IEEE Trans. Signal Process., vol. 56, no. 11, pp. 5692-5703, Nov. 2008.
13. C. Winstead, V. Gaudet, A. Rapley, and C. Schlegel, "Stochastic iterative decoders," in Proc. International Symposium on Information Theory ISIT, 2005, pp. 1116-1120.
14. c)-LDPC codes over GF(q) using their binary images," IEEE Trans. Commun., vol. 56, no. 10, pp. 1626-1635, October 2008.
15. A. Voicila, F. Verdier, D. Declercq, M. Fossorier, and P. Urard, "Architecture of a low-complexity non-binary LDPC decoder for high order fields," in Proc. International Symposium on Communications and Information Technologies ISCIT '07, F. Verdier, Ed., 2007, pp. 1201-1206.