-
1
-
-
0030671788
-
A corpus for the evaluation of lossless compression algorithms
-
R. Arnold and T. Bell. A Corpus for The Evaluation of Lossless Compression Algorithms. In Data Compression Conf. (DCC), 1997.
-
(1997)
Data Compression Conf. (DCC)
-
-
Arnold, R.1
Bell, T.2
-
5
-
-
0029707857
-
Parallel compression with cooperative dictionary construction
-
P. A. Franaszek, J. T. Robinson, and J. Thomas. Parallel Compression with Cooperative Dictionary Construction. In Data Compression Conf., pages 200-209, 1996.
-
(1996)
Data Compression Conf.
, pp. 200-209
-
-
Franaszek, P.A.1
Robinson, J.T.2
Thomas, J.3
-
6
-
-
84867342293
-
-
IBM White Paper
-
IBM. Core Connect Bus Architecture. IBM White Paper at http://www.ibm.com/chips/techlib/techlib.nsf/literature/CoreConnect-Bus- Architecture, 1999.
-
(1999)
Core Connect Bus Architecture
-
-
-
7
-
-
84869650844
-
-
IBM Internet Security Systems (ISS). Proventia Network IPS GX6116. http://www.iss.net/products/index.html, 2008.
-
(2008)
Proventia Network IPS GX6116
-
-
-
8
-
-
84869640049
-
-
Indra Networks. SC MX4E Compression Card. http://www.indranetworks.com/ SCMX4E.html, 2008.
-
(2008)
SC MX4E Compression Card
-
-
-
12
-
-
0348158498
-
Design and validation of a performance and power simulator for PowerPC systems
-
H. Shafi, P. J. Bohrer, J. Phelan, C. A. Rusu, and J. L. Peterson. Design and Validation of a Performance and Power Simulator for PowerPC Systems. IBM Journal of Research and Development, 47(5), 2003.
-
(2003)
IBM Journal of Research and Development
, vol.47
, Issue.5
-
-
Shafi, H.1
Bohrer, P.J.2
Phelan, J.3
Rusu, C.A.4
Peterson, J.L.5
-
13
-
-
25844437046
-
POWER5 system microarchitecture
-
B. Sinharoy, R. N. Kalla, J. M. Tendler, R. J. Eickemeyer, and J. B. Joyner. POWER5 System Microarchitecture. IBM Journal of Research and Development, 49(4), 2005.
-
(2005)
IBM Journal of Research and Development
, vol.49
, Issue.4
-
-
Sinharoy, B.1
Kalla, R.N.2
Tendler, J.M.3
Eickemeyer, R.J.4
Joyner, J.B.5
-
14
-
-
0022045174
-
Parallel algorithms for data compression
-
M. E. G. Smith and J. A. Storer. Parallel Algorithms for Data Compression. J. ACM, 32(2):344-373, 1985.
-
(1985)
J. ACM
, vol.32
, Issue.2
, pp. 344-373
-
-
Smith, M.E.G.1
Storer, J.A.2
-
15
-
-
84869639155
-
-
Snort.org. Snort Home Page. http://www.snort.org, 2008.
-
(2008)
Snort Home Page
-
-
-
18
-
-
0026238294
-
A parallel algorithms for high-speed data compression
-
J. A. Storer and J. H. Reif. A Parallel Algorithms for High-speed Data Compression. J. Parallel and Distributed Computing, 13(2):222-227, 1991.
-
(1991)
J. Parallel and Distributed Computing
, vol.13
, Issue.2
, pp. 222-227
-
-
Storer, J.A.1
Reif, J.H.2
-
19
-
-
0036298603
-
POWER4 system microarchitecture
-
J. M. Tendler, J. S. Dodson, J. J. S. Fields, and B. Sinharoy. POWER4 System Microarchitecture. IBM Journal of Research and Development, 46(1), 2002.
-
(2002)
IBM Journal of Research and Development
, vol.46
, Issue.1
-
-
Tendler, J.M.1
Dodson, J.S.2
Fields, J.J.S.3
Sinharoy, B.4
-
20
-
-
0035266001
-
IBM Memory Expansion Technology (MXT)
-
R. B. Tremaine, P. A. Franaszek, J. T. Robinson, C. O. Schulz, T. B. Smith, M. E. Wazlowski, and P. M. Bland. IBM Memory Expansion Technology (MXT). IBM Journal of Research and Development, 45(2):271-286, 2001.
-
(2001)
IBM Journal of Research and Development
, vol.45
, Issue.2
, pp. 271-286
-
-
Tremaine, R.B.1
Franaszek, P.A.2
Robinson, J.T.3
Schulz, C.O.4
Smith, T.B.5
Wazlowski, M.E.6
Bland, P.M.7
-
21
-
-
0017493286
-
A universal algorithm for sequential data compression
-
J. Ziv and A. Lempel. A Universal Algorithm for Sequential Data Compression. IEEE Trans. on Information Theory, 23(3):337-343, 1977.
-
(1977)
IEEE Trans. on Information Theory
, vol.23
, Issue.3
, pp. 337-343
-
-
Ziv, J.1
Lempel, A.2
|