An optimal solution for the heterogeneous multiprocessor single-level voltage-setup problem

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 28, Issue 11, 2009, Pages 1705-1718

  Chu, Edward T H ^a   Huang, Tai Yi ^b   Tsai, Yu Che ^c  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

^b MICROSOFT RESEARCH   (United States)

^c MEDIATEK INC   (Taiwan)

Author keywords

Energy aware systems; Heterogeneous multiprocessors (HeMPs); Real time systems; Voltage setup

Indexed keywords

APPROXIMATE SOLUTION; APRIORI; ARM PROCESSOR; EMBEDDED PROCESSORS; ENERGY CONSUMPTION; ENERGY SAVING; ENERGY-AWARE SYSTEMS; EXHAUSTIVE SEARCH; GENERALIZED ASSIGNMENT PROBLEM; HETEROGENEOUS MULTIPROCESSORS; HETEROGENEOUS MULTIPROCESSORS (HEMPS); HETEROGENEOUS PROCESSORS; LOW POWER; MINIMUM ENERGY; NONDETERMINISTIC POLYNOMIAL; NP-HARD; OPTIMAL ENERGY; OPTIMAL PARTITIONS; OPTIMAL SOLUTIONS; PROCESSOR SPEED; REAL-TIME SCHEDULING ALGORITHMS; TOTAL ENERGY CONSUMPTION; VOLTAGE SETUP;

COMPUTATIONAL COMPLEXITY; ELECTRIC LOAD FORECASTING; ENERGY CONSERVATION; HEMP; HEURISTIC ALGORITHMS; HEURISTIC METHODS; MULTIPROCESSING SYSTEMS; OPTIMAL SYSTEMS; OPTIMIZATION; PORTALS; SCHEDULING ALGORITHMS; SIMULATORS;

REAL TIME SYSTEMS;

EID: 70350614557     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2009.2028683     Document Type: Article

References (33)

1. C. Li, Y. Jiang, Z. Wu, and T. Watanabe, "A multiprocessor system for a small size soccer robot control system," in Proc. 4th IEEE Int. Symp. DELTA, 2008, pp. 115-118.
2. S. Szabo, V. Singule, V. Oplustil, and R. Kral, "Autonomous mobile robot with multiprocessor control system," in Proc. 7th Int. Workshop Adv. Motion Control, 2002, pp. 467-471.
3. P. Antonini, G. Ippoliti, and S. Longhi, "Learning control of mobile robots using a multiprocessor system," Control Eng. Pract., vol.14, no.11, pp. 1279-1295, Nov. 2006.
4. Y. Liu, A. Maxiaguine, S. Chakraborty, and W. T. Ooi, "Processor frequency selection for SoC platforms for multimedia applications," in Proc. 25th IEEE Int. RTSS, 2004, pp. 336-345.
5. M. Kim, S. Banerjee, N. Dutt, and N. Venkatasubramanian, "Energyaware cosynthesis of real-time multimedia applications on MPSoCs using heterogeneous scheduling policies," ACM Trans. Embed. Comput. Syst., vol.7, no.2, pp. 1-19, Feb. 2008.
6. D. Zhu, R. Melhem, and B. R. Childers, "Scheduling with dynamic voltage/ speed adjustment using slack reclamation in multiprocessor real-time systems," IEEE Trans. Parallel Distrib. Syst., vol.14, no.7, pp. 686-700, Jul. 2003.
7. S. Hua, G. Qu, and S. S. Bhattacharyya, "Energy-efficient embedded software implementation on multiprocessor system-on-chip with multiple voltages," ACM Trans. Embed. Comput. Syst., vol.5, no.2, pp. 321-341, May 2006.
8. H. Aydin, R. Melhem, D. Mossé, and P. Mejía-Alvarez, "Power-aware scheduling for periodic real-time tasks," IEEE Trans. Comput., vol.53, no.5, pp. 584-600, May 2004.
9. S. Hua and G. Qu, "Approaching the maximum energy saving on embedded systems with multiply voltages," in Proc. ICCAD, 2003, pp. 26-29.
10. J. Seo and N. D. Dutt, "A generalized technique for energy-efficient operating voltage set-up in dynamic voltage scaled processors," in Proc. ASP-DAC, 2005, pp. 836-841.
11. M. Buss, T. Givargis, and N. Dutt, "Exploring efficient operating points for voltage scaled embedded processor cores," in Proc. 24th IEEE Int. RTSS, 2003, pp. 275-281.
12. T. Y. Huang, Y. C. Tsai, and E. T.-H. Chu, "A near-optimal solution for the heterogeneous multi-processor single-level voltage setup problem," in Proc. IEEE IPDPS, 2007, pp. 1-10.
13. G. Quan and X. Hu, "Energy efficient fixed-priority scheduling for realtime systems on variable voltage processors," in Proc. 38th DAC, 2001, pp. 828-833.
14. R. Ghattas and A. G. Dean, "Energy management for commodity shortbit- width microcontrollers," in Proc. Int. Conf. CASES, 2005, pp. 32-42.
15. B. C. Mochocki, X. S. Hu, and G. Quan, "A unified approach to variable voltage scheduling for nonideal DVS processors," IEEE Trans. Comput.- Aided Design Integr. Circuits Syst., vol.23, no.9, pp. 1370-1377, Sep. 2004.
16. S. Martello and P. Toth, Knapsack Problems: Algorithms and Computer Implementations. Hoboken, NJ: Wiley, 1990.
17. D. Landskov, S. Davidson, B. Shriver, and P. W. Mallett, "Local microcode compaction techniques," ACM Comput. Surv., vol.12, no.3, pp. 261-294, Sep. 1980.
18. S. K. Baruah, "Task partitioning upon heterogeneous multiprocessor platforms," in Proc. 10th IEEE RTAS, 2004, pp. 536-543.
19. J.-J. Chen, H.-R. Hsu, and T.-W. Kuo, "Leakage-aware energy-efficient scheduling of real-time tasks in multiprocessor systems," in Proc. 12th IEEE RTAS, 2006, pp. 408-417.
20. J. Zhuo and C. Chakrabarti, "Energy-efficient dynamic task scheduling algorithms for DVS systems," ACM Trans. Embed. Comput. Syst., vol.7, no.2, pp. 1-25, Feb. 2008.
21. R. Xu, R. Melhem, and D. Mossé, "Energy-aware scheduling for streaming applications on chip multiprocessors," in Proc. 28th IEEE Int. RTSS, 2007, pp. 25-38.
22. B. Andersson and J. Jonsson, "Fixed-priority preemptive multiprocessor scheduling: To partition or not to partition," in Proc. 7th Int. Conf. RTCSA, 2000, pp. 337-346.
23. M. S. Bazaraa, H. D. Sherali, and C. M. Shetty, Nonlinear Programming: Theory and Algorithms. Hoboken, NJ: Wiley, 2006.
24. BARON. [Online]. Available: http://neos.mcs.anl.gov/neos/solvers/go: BARON/GAMS.html
25. LINDOGlobal. [Online]. Available: http://www.gams.com/dd/docs/ solvers/lindoglobal.pdf
26. NEOS. [Online]. Available: http://neos.mcs.anl.gov/neos/solvers/ index.html
27. T. S. Perry, "Tools & toys: Pleo, the poop-free pet," IEEE Spectr., vol.45, no.4, p. 24, Apr. 2008.
28. M. R. Guthaus, J. S. Ringenberg, D. Ernst, T. M. Austin, T. Mudge, and R. B. Brown, "MiBench: A free, commercially representative embedded benchmark suite," in Proc. IEEE Int. WWC, 2001, pp. 3-14.
29. M. Sugihara, "SEU vulnerability of multiprocessor systems and task scheduling for heterogeneous multiprocessor systems," in Proc. 9th ISQED, 2008, pp. 757-762.
30. H. Aydin and Q. Yang, "Energy-aware partitioning for multiprocessor real-time systems," in Proc. 17th IPDPS, 2003, pp. 113-121.
31. H.-R. Hsu, J.-J. Chen, and T.-W. Kuo, "Multiprocessor synthesis for periodic hard real-time tasks under a given energy constraint," in Proc. Conf. DATE, 2006, pp. 1061-1066.
32. K. Ito, L. E. Lucke, and K. K. Parhi, "ILP-based cost-optimal DSP synthesis with module selection and data format conversion," IEEE Trans. Very Large Scale Integr.(VLSI) Syst., vol.6, no.4, pp. 582-594, Dec. 1998.
33. K. Ito and K. K. Parhi, "Register minimization in cost-optimal synthesis of DSP architectures," in Proc. IEEE Workshop VLSI Signal Process., 1995, pp. 207-216.