Processor Frequency Selection for SoC Platforms for Multimedia Applications

Proceedings - Real-Time Systems Symposium

Volumn , Issue , 2004, Pages 336-345

  Liu, Yanhong ^a   Maxiaguine, Alexander ^b   Chakraborty, Samarjit ^a   Ooi, Wei Tsang ^a  

^a NATIONAL UNIVERSITY OF SINGAPORE   (Singapore)

^b ETH ZURICH   (Switzerland)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN-SPACE EXPLORATION; ENERGY-AWARE PLATFORM; REAL-TIME CONSTRAINTS; SYSTEM-ON-CHIP (SOC) PLATFORMS;

COMPUTER SIMULATION; COMPUTER SOFTWARE; DIGITAL TELEVISION; ELECTRIC POTENTIAL; ELECTRIC POWER UTILIZATION; MATHEMATICAL MODELS; PERSONAL DIGITAL ASSISTANTS; SYSTEMS ANALYSIS;

MULTIMEDIA SYSTEMS;

EID: 21644469185     PISSN: 10528725     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/REAL.2004.43     Document Type: Conference Paper

References (14)

1. J.-Y. L. Boudec and P. Thiran. Network Calculus - A Theory of Deterministic Queuing Systems for the Internet. LNCS 2050, 2001.
2. M. Buss, T. Givargis, and N. Dutt. Exploring efficient operating points for voltage scaled embedded processor cores. In 24th IEEE Real-Time Systems Symposium (RTSS), 2003.
3. S. Chakraborty, S. Künzli, and L. Thiele. A general frame-work for analysing system properties in platform-based embedded system designs. In DATE, 2003.
4. S. Chakraborty, S. Künzli, L. Thiele, A. Herkersdorf, and P. Sagmeister. Performance evaluation of network processor architectures: Combining simulation with analytical estimation. Computer Networks, 41(5), 2003.
5. S. Dutta, R. Jensen, and A. Rieckmann. Viper: A multi-processor SOC for advanced set-top box and digital TV systems. IEEE Design & Test of Computers, 18(5):21-31, 2001.
6. I. Hong, D. Kirovski, G. Qu, M. Potkonjak, and M. Srivastava. Power optimization of variable-voltage core-based systems. IEEE Trans. on Computer Aidea-Design of Integrated Circuits and Systems, 18(12), 1999.
7. K. Lahiri, A. Raghunathan, and S. Dey. System level performance analysis for designing on-chip communication architectures. IEEE Trans. on Computer Aided-Design of Integrated Circuits and Systems, 20(6):768-783, 2001.
8. Y. Liu, A. Maxiaguine, S. Chakraborty, and W. Ooi. Processor frequency selection for SoC platforms for multimedia applications. NUS, School of Computing Technical Report TRC8/04, August, 2004, http://www-appn.comp.nus.edu.sgresubmit/search/.
9. A. Maxiaguine, S. Künzli, S. Chakraborty, and L. Thiele. Rate analysis for streaming applications with on-chip buffer constraints. In ASP-DAC, 2004.
10. M. Rutten, J. van Eijndhoven, E. Jaspers, P. van der Wolf, O. Gangwal, and A. Timmer. A heterogeneous multiprocessor architecture for flexible media processing. IEEE Design & Test of Computers, 19(4):39-50, 2002.
11. M. Rutten, J. van Eijndhoven, and E.-J. Pol. Design of multi-tasking coprocessor control for eclipse. In CODES, 2002.
12. M. Rutten, J. van Eijndhoven, and E.-J. Pol. Robust media processing in a flexible and cost-effective network of multi-tasking coprocessors. In ECRTS, 2002.
13. K. Sekar, K. Lahiri, and S. Dey. Dynamic platform management for configurable platform-based system-on-chips. In ICCAD, 2003.
14. G. Varatkar and R. Marculescu. On-chip traffic modeling and synthesis for MPEG-2 video applications. IEEE Transactions on VLSI, 12(1), January 2004.