|
Volumn 25, Issue 4-5, 2009, Pages 269-278
|
A Reliable architecture for parallel implementations of the advanced encryption standard
|
Author keywords
AES; On line self test
|
Indexed keywords
ADVANCED ENCRYPTION STANDARD;
AES;
ARCHITECTURAL MODIFICATION;
AREA OVERHEAD;
FUNCTIONAL REDUNDANCY;
HARDWARE IMPLEMENTATIONS;
LOW COSTS;
ON-LINE FAULT DETECTION;
ON-LINE SELF-TEST;
ON-LINE TESTS;
PARALLEL IMPLEMENTATIONS;
POWER ANALYSIS;
SELF-TEST;
SIDE CHANNEL ATTACK;
SPATIAL REPLICATION;
FAULT DETECTION;
HARDWARE;
PARALLEL ARCHITECTURES;
CRYPTOGRAPHY;
|
EID: 70350525055
PISSN: 09238174
EISSN: 15730727
Source Type: Journal
DOI: 10.1007/s10836-009-5106-6 Document Type: Article |
Times cited : (36)
|
References (10)
|