Formal verification of the Pentium®4 floating-point multiplier

Proceedings -Design, Automation and Test in Europe, DATE

Volumn , Issue , 2002, Pages 20-27

  Kaivola, Roope ^a   Narasimhan, Naren ^a  

^a INTEL CORPORATION   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

FORMAL VERIFICATIONS; HARDWARE VERIFICATION; MOMENT DIAGRAMS; PENTIUM;

EXHIBITIONS; HARDWARE; MODEL CHECKING; THEOREM PROVING;

DIGITAL ARITHMETIC;

EID: 70350221391     PISSN: 15301591     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DATE.2002.998245     Document Type: Conference Paper

References (23)

1. M. D. Aagaard and C.-J. H. Seger. The formal verification of a pipelined double-precision IEEE floating-point multiplier. In ICCAD, pages 7-10. IEEE Comp. Soc. Press, Washington D.C. Nov. 1995.
2. A. D. Booth. A signed binary multiplication technique. Quart. J. of Mech. Appl. Math, 4(2), 1951.
3. R. E. Bryant. On the complexity of VLSI implementations and graph representations of boolean functions with applications to integer multiplication. IEEE Trans. on Comp., C-40(2):205-213, Feb. 1991.
4. R. E. Bryant and Y.-A. Chen. Verification of arithmetic circuits with binary moment diagrams. In DAC, pages 535-541. ACM Press, June 1995.
5. E. M. Clarke, M. Fujita, and X. Zhao. Hybrid decision diagrams-overcoming the limitations of MTBDDs and BMDs. In ICCAD, pages 159-163. IEEE Computer Society, 1995.
6. E. M. Clarke, M. Khaira, and X. Zhao. Word level symbolic model checking-a new approach for verifying arithmetic circuits. In Proceedings of the 33rd ACM/IEEE DAC. IEEE Computer Society, June 1996.
7. Engberg, U., Gronning, P., Lamport, L. Mechanical verification of concurrent systems with TLA. In CAV, LNCS, New York, June 1992. Springer-Verlag.
8. D. Gries. The Science of Programming. Springer-Verlag, 1981.
9. Hinton, G., Sager, D., Upton, M., Boggs, D., Carmean, D, Kyker, A. and Roussel, P. The microarchitecture of the Pentium® 4 processor. Intel Technology Journal, Q1, Feb. 2001.
10. R. B. Jones, J. W. OLeary, C.-J. H. Seger, M. D. Aagaard, and T. F. Melham. Practical formal verification in microprocessor design. IEEE Design and Test, pages 16-25, July 2001.
11. R. Kaivola and M. D. Aagaard. Divider circuit verification with model checking and theorem proving. In J. Harrison and M. Aagaard, editors, TPHOLs, volume 1869 of Lecture Notes in Computer Science, pages 338-355. Springer Verlag; New York, 2000.
12. Kaivola, R. and Kohatsu, K. Proof engineering in the large: Formal verification of Pentium® 4 floating-point divider. In Margaria, T. and Melham, T., editor, CHARME, LNCS, pages 196-211, Scotland, UK, September 2001. Springer.
13. A. Kaldewaij. Programming: The Derivation of Algorithms. Prentice-Hall, 1990.
14. Kapur, D., Subramaniam, M. Using an induction prover for verifying arithmetic circuits. International Journal on Software Tools for Technology Transfer, 3(1):32-65, 2000.
15. Kimura, S. Residue BDD and its application to the verification of arithmetic circuits. In DAC, pages 542-545, San Francisco, CA, June 1995. IEEE Computer Society Press.
16. Kurshan, R.P., Lamport, L. Verification of a multiplier: 64 bits and beyond. In Courcoubetis, editor, CAV, volume 697 of LNCS. Springer-Verlag, July 1993.
17. J. W. OLeary, X. Zhao, R. Gerth, and C.-J. H. Seger. Formally verifying IEEE compliance of floating-point hardware. Intel Technology Journal, Q1, Feb. 1999.
18. L. Paulson. ML for the Working Programmer,. Cambridge University Press, 1996.
19. Pierre, L. VHDL description and formal verification of systolic multipliers. In CHDL, N. Holland, 1993.
20. Ravi, K et al. Modular verification of multipliers. In FMCAD, volume 1196 of LNCS, pages 49-63. Springer, 1996.
21. D. M. Russinoff. A mechanically checked proof of IEEE compliance of the floating point multiplication, division and square root algorithms of the AMD-K7 processor. London Mathematical Society Journal of Computational Mathematics, 1:148-200, 1998.
22. C.-J. Seger. Voss-A formal hardware verification system users guide. Technical Report 93-45, Dept. of Comp. Sci., Univ. of British Columbia, 1993.
23. C.-J. H. Seger and R. E. Bryant. Formal verification by symbolic evaluation of partially-ordered trajectories. Formal Methods in System Design, 6(2):147-189, Mar. 1995.