An efficiency comparison of analog and digital spike detection

2009 4th International IEEE/EMBS Conference on Neural Engineering, NER '09

Volumn , Issue , 2009, Pages 423-428

  Gibson, Sarah ^a   Chandler, Rodney ^a   Karkare, Vaibhav ^a   Marković, Dejan ^a   Judy, Jack W ^a  

^a UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ANALOG IMPLEMENTATION; AREA EFFICIENT; BIT RESOLUTION; DIGITAL IMPLEMENTATION; EXPONENTIAL DEPENDENCE; HIGHER RESOLUTION; INPUT SAMPLE; LOWER RESOLUTION; NEURONAL FIRINGS; ON CHIPS; POWER EFFICIENT; SPIKE DETECTION;

EID: 70350214591     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/NER.2009.5109323     Document Type: Conference Paper

References (22)

1. E. D. Adrian and Y. Zotterman, "The impulses produced by sensory nerve endings, Part 2. The response of a single end-organ." J. Physiol., vol. 61, pp. 151-171, 1926.
2. D. H. Perkel and T. H. Bullock, "Neural Coding," Neurosciences Res. Prog. Bull., vol. 6, no. 3, pp. 221-348, 1968.
3. J. J. Hopfield, "Pattern recognition computation using action potential timing for stimulus representation," Nature, vol. 376, no. 6535, pp. 33-36, July 1995.
4. J. O'Keefe and M. L. Recce, "Phase relationship between hippocampal place units and the EEG theta rhythm." Hippocampus, vol. 3, no. 3, pp. 317-330, July 1993.
5. R. R. Harrison, "A Low-Power Integrated Circuit for Adaptive Detection of Action Potentials in Noisy Signals," in Proc. 25th Ann. Int. Conf. IEEE EMBS, 2003, pp. 3325-3328.
6. R. Harrison, et al., "A Low-Power Integrated Circuit for a Wireless 100-Electrode Neural Recording System," IEEE J. Solid-State Circuits, vol. 42, no. 1, pp. 123-133, Jan. 2007.
7. P. T. Watkins, G. Santhanam, K. V. Shenoy, and R. R. Harrison, "Validation of Adaptive Threshold Spike Detector for Neural Recording," in Proc. 26th Ann. Int. Conf. IEEE EMBS, 2004, pp. 4079-4082.
8. A. M. Sodagar, K. D. Wise, and K. Najafi, "A Fully Integrated Mixed-Signal Neural Processor for Implantable Multichannel Cortical Recordings," IEEE Trans. Biomed. Eng., vol. 54, no. 6, pp. 1075-1088, June 2007.
9. C. L. Rogers and J. G. Harris, "A Low-Power Analog Spike Detector for Extracellular Neural Recordings," in Proc. 11th IEEE Int. Conf. Electronics, Circuits, and Systems, 2004, pp. 290-293.
10. C. L. Rogers, J. G. Harris, J. C. Principe, and J. C. Sanchez, "An Analog VLSI Implementation of a Multi-Scale Spike Detection Algorithm for Extracellular Neural Recordings," in Proc. 2nd Int. IEEE EMBS Conf. Neural Eng., 2005, pp. 213-216.
11. M. Chae, et al., "A 128-Channel 6mW Wireless Neural Recording IC with On-the-Fly Spike Sorting and UWB Transmitter," in IEEE Int. Solid-State Circuits Conf., 2008, pp. 146-603.
12. R. H. Olsson and K. D. Wise, "A Three-Dimensional Neural Recording Microsystem With Implantable Data Compression Circuitry," IEEE J. Solid-State Circuits, vol. 40, no. 12, pp. 2796-2804, Dec. 2005.
13. M. Rizk, I. Obeid, S. H. Callender, and P. D. Wolf, "A single-chip signal processing and telemetry engine for an implantable 96-channel neural data acquisition system," J. Neural Eng., vol. 4, no. 3, pp. 309-321, Sept. 2007.
14. I. Obeid and P. D. Wolf, "Evaluation of Spike-Detection Algorithms for a Brain-Machine Interface Application," IEEE Trans. Biomed. Eng., vol. 51, no. 6, pp. 905-911, June 2004.
15. J. F. Kaiser, "On a simple algorithm to calculate the 'energy' of a signal," in Proc. IEEE Int. Conf. Acoust., Speech, Signal Process. (ICASSP '90), vol. 1, 1990, pp. 381-384.
16. S. Mukhopadhyay and G. Ray, "A New Interpretation of Nonlinear Energy Operator and Its Efficacy in Spike Detection," IEEE Trans. Biomed. Eng., vol. 45, no. 2, pp. 180-187, Feb. 1998.
17. K. H. Kim and S. J. Kim, "Neural Spike Sorting Under Nearly 0-dB Signal-to-Noise Ratio Using Nonlinear Energy Operator and Artificial Neural-Network Classifier," IEEE Trans. Biomed. Eng., vol. 47, no. 10, pp. 1406-1411, Oct. 2000.
18. A. Agnes, E. Bonizzoni, P. Malcovati, and F. Maloberti, "A 9.4-ENOB 1V 3.8μ W 100kS/s SAR ADC With Time-domain Comparator," in IEEE Int. Solid-State Circuits Conf. Dig., 2008, pp. 246-610.
19. V. Giannini, et al., "An 820μ W 9b 40MS/s Noise-tolerant Dynamicsar ADC in 90nm Digital CMOS," in IEEE Int. Solid-State Circuits Conf. Dig., 2008, pp. 238-610.
20. M. van Elzakker, et al., "A 1.9μ W 4.4fJ/Conversion-step 10b 1MS/s Charge-Redistribution ADC," in IEEE Int. Solid-State Circuits Conf. Dig., 2008, pp. 244-610.
21. G. Anelli, "Design and Characterization of Radiation Tolerant Integrated Circuits in Deep Submicron CMOS Technologies for the LHC Experiments," Ph.D. dissertation, CERN, Grenoble, 2000.
22. S. Gibson, J. W. Judy, and D. Marković, "Comparison of Spike-Sorting Algorithms for Future Hardware Implementation," in Proc. 30th Ann. Int. Conf. IEEE EMBS, Aug. 2008, pp. 5015-5020.