Parallelization of IBM mambo system simulator in functional modes

Operating Systems Review (ACM)

Volumn 42, Issue 1, 2008, Pages 71-76

  Wang, Kun ^a   Zhang, Yu ^a   Wang, Huayong ^a   Shen, Xiaowei ^a  

^a IBM CHINA RESEARCH LAB   (China)

Author keywords

Architectural simulation; Dynamic binary translation; Parallel simulation

Indexed keywords

ARCHITECTURAL SIMULATION; CO-EXISTENCE; CONTEXT SWITCH; DYNAMIC BINARY TRANSLATION; FULL SYSTEM SIMULATORS; HARDWARE DEVELOPMENT; LOCK MECHANISM; MODULE PARTITION; MULTI CORE; MULTI-THREADED IMPLEMENTATION; MULTITHREADED; NAS PARALLEL BENCHMARKS; PARALLEL SIMULATIONS; PARALLELIZATIONS; PERFORMANCE EVALUATION; POWERPC; SHARED RESOURCES; SIMULATION ENGINE; SIMULATION PERFORMANCE; SIMULATION TOOL; SPEED-UPS; SYSTEM SIMULATOR; TARGET SYSTEMS; USER-LEVEL THREADS;

BINARY CODES; SCHEDULING; TARGETS;

COMPUTER SIMULATION;

EID: 70349735560     PISSN: 01635980     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/1341312.1341325     Document Type: Conference Paper

References (17)

1. L. R. Bachega, J. R. Brunheroto, L. DeRose, P. Mindlin, and J. E. Moreira. The BlueGene/L Pseudo Cycle-accurate Simulator. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), March 2004.
2. F. Bellard. QEMU, a Fast and Portable Dynamic Translator. USENIX 2005 Annual Technical Conference, FREENIX Track, 2005.
3. N. L. Binkert, R. G. Dreslinski, L. R. Hsu, K. T. Lim, A. G. Saidi, and S. K. Reinhardt. Multifacet's General Execution-driven Multiprocessor Simulator (GEMS) Toolset. Computer Architecture News (CAN), September 2005.
4. P. Bohrer, M. Elnozahy, A. Gheith, C. Lefurgy, T. Nakra, J. Peterson, R. Rajamony, R. Rockhold, H. Shafi, R. Simpson, E. Speight, K. Sudeep, E. V. Hensbergen, and L. Zhang. Mambo - A Full System Simulator for the PowerPC Architecture. ACM SIGMETRICS Performance Evaluation Review, 31(4):8-12, March 2004.
5. D. Burger, T. M. Austin, and S. Bennett. Evaluating Future Microprocessors: The SimpleScalar Tool Set. Technical Report CS-TR-1996-11308, 1996.
6. L. Ceze, K. Strauss, G. Almasi, P. J. Bohrer, J. R. Brunheroto, C. Cascaval, J. G. Castanos, D. Lieber, X. Martorell, J. E. Moreira, A. Sanomiya, and E. Schenfeld. Full Circle: Simulating Linux Clusters on Linux Clusters. In Proceedings of the Fourth LCI International Conference on Linux Clusters: The HPC Revolution 2003, June 2003.
7. D. Chiou, D. Sunwoo, J. Kim, N. Patil, W. Reinhart, E. Johnson, J. Keefe, and H. Angepat. FPGA-Accelerated Simulation Technologies (FAST): Fast, Full-System, Cycle-Accurate Simulators. In Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, 2007.
8. I. Corporation. The PowerPC Architecture: A Specification for a New Family of Processors. Morgan Kaufmann Publishers, Inc., 1994.
9. K. Ebcioglu and E. R. Altman. DAISY: Dynamic Compilation for 100% Architectural Compatibility. In Proceedings of 24th Annual International Symposium on Computer Architecture, pages 26-37, 1997.
10. P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hallberg, J. Hogberg, F. Larsson, A. Moestedt, and B. Werner. Simics: A Full System Simulation Platform. IEEE Computer, 35(2):50-58, February 2002.
11. N. Njoroge, J. Casper, S. Wee, Y. Teslyar, D. Ge, C. Kozyrakis, and K. Olukotun. ATLAS: A Chip-Multiprocessor with Transactional Memory Support. In Proceedings of the Conference on Design Automation and Test in Europe (DATE), 2007.
12. NPB. NAS Parallel Benchmarks. http://www.nas.nasa.gov/Resources/Software/ npb.html.
13. M. Rosenblum, S. A. Herrod, E. Witchel, and A. Gupta. Complete Computer System Simulation: The SimOS Approach. IEEE parallel and distributed technology: systems and applications, 3(4):34-43, Winter 1995.
14. H. Shafi, P. J. Bohrer, J. Phelan, C. A. Rusu, and J. L. Peterson. Design and validation of a performance and power simulator for PowerPC systems. IBM Journal of Research and Development, 47(5-6):641-651, September 2003.
15. T. B. Team. An Overview of the BlueGene/L Supercomputer. In Proceedings of ACM/IEEE Conference on Supercomputing, November 2002.
16. S. Wee, J. Casper, N. Njoroge, Y. Teslyar, D. Ge, C. Kozyrakis, and K. Olukotun. A Practical FPGA-based Framework for Novel CMP Research.
17. E. Witchel and M. Rosenblum. Embra: Fast and Flexible Machine Simulation. In Proceedings of ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, 1996.