메뉴 건너뛰기




Volumn , Issue , 2009, Pages 1537-1543

Embedded wafer level packages with laterally placed and vertically stacked thin dies

Author keywords

[No Author keywords available]

Indexed keywords

3D STACKING; ACCELERATED STRESS TESTING; AIR-TO-AIR THERMAL CYCLING; BOARD-LEVEL; DIE STACKING; DROP TEST RELIABILITY; EMBEDDED WAFER LEVEL PACKAGES; HIGH RESISTIVITY SILICON; KEY PROCESS; LOW TEMPERATURES; MECHANICAL RELIABILITY; MOISTURE SENSITIVITY LEVEL; MULTI-CHIP; PROCESSING TEMPERATURE; Q-FACTORS; SOLDER BALLS; THERMOMECHANICAL SIMULATION; WAFER LEVEL PACKAGE;

EID: 70349666681     PISSN: 05695503     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ECTC.2009.5074217     Document Type: Conference Paper
Times cited : (31)

References (8)
  • 1
    • 84869627124 scopus 로고    scopus 로고
    • http://public.itrs.net.
  • 4
    • 40549125348 scopus 로고    scopus 로고
    • Advanced packaging: The redistributed chip package
    • Keser, B, "Advanced Packaging: The Redistributed Chip Package," IEEE Trans Adv Pckg, Vol.31, No.1 (2008) pp 39-43.
    • (2008) IEEE Trans Adv Pckg , vol.31 , Issue.1 , pp. 39-43
    • Keser, B.1
  • 6
    • 51349144172 scopus 로고    scopus 로고
    • Design and development of a multi-die embedded wafer level package
    • Orlando, FL, May
    • Kripesh, V, "Design and Development of a Multi-Die Embedded Wafer Level Package," Proc 58th Electronic Components and Technology Conf, Orlando, FL, May. 2008, pp. 1544-1549.
    • (2008) Proc 58th Electronic Components and Technology Conf , pp. 1544-1549
    • Kripesh, V.1
  • 7
    • 10444236402 scopus 로고    scopus 로고
    • Accumulated creep strain and energy density based thermal fatigue life prediction models for SnAgCu solder joints
    • Las Vegas, NV, Feb.
    • th Electronic Components and Technology Conf, Las Vegas, NV, Feb. 2004, pp. 737-746.
    • (2004) th Electronic Components and Technology Conf , pp. 737-746
    • Syed, A.1
  • 8
    • 0038451605 scopus 로고    scopus 로고
    • Board level solder joint reliability modeling and testing of TFBGA packages for telecommunication applications
    • Tee, T, Y, "Board level solder joint reliability modeling and testing of TFBGA packages for telecommunication applications," Microelectron Reliab,43 (2003) pp. 1117-1123.
    • (2003) Microelectron Reliab , vol.43 , pp. 1117-1123
    • Tee, T.Y.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.