메뉴 건너뛰기




Volumn , Issue , 2009, Pages 217-219

Impact of chip package interaction on Cu/ultra low-k interconnect delamination in flip chip package with large die

Author keywords

[No Author keywords available]

Indexed keywords

CHIP-PACKAGE INTERACTION; COOLING PROCESS; DIE SIZE; FLIP-CHIP PACKAGES; ON CHIPS; THEORETICAL STUDY; THERMAL ANALYSIS;

EID: 70349448670     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IITC.2009.5090392     Document Type: Conference Paper
Times cited : (8)

References (9)
  • 2
    • 0038688101 scopus 로고    scopus 로고
    • Analysis of Flip-Chip Packaging Challenges on Copper Low-k Interconnects
    • L. L. Mercado et al., "Analysis of Flip-Chip Packaging Challenges on Copper Low-k Interconnects", in Proc. 53th Electronic Components and Technol. Conf., 2003, pp. 1784-1790.
    • (2003) Proc. 53th Electronic Components and Technol. Conf , pp. 1784-1790
    • Mercado, L.L.1
  • 3
    • 3042557048 scopus 로고    scopus 로고
    • Packaging effects on reliability of Cu/low-k interconnects
    • Dec
    • G. Wang et al., "Packaging effects on reliability of Cu/low-k interconnects", IEEE Trans. Dev. and Mat. Reliability, vol. 2, pp. 119-128, Dec. 2003.
    • (2003) IEEE Trans. Dev. and Mat. Reliability , vol.2 , pp. 119-128
    • Wang, G.1
  • 4
    • 0742303701 scopus 로고    scopus 로고
    • Impact of Flip-Chip Packaging on Copper/Low-k Structures
    • November
    • Lei L. Mercado et al., "Impact of Flip-Chip Packaging on Copper/Low-k Structures", IEEE Trans. Adv. Packaging, vol. 26, pp. 433-440, November 2003.
    • (2003) IEEE Trans. Adv. Packaging , vol.26 , pp. 433-440
    • Mercado, L.L.1
  • 5
    • 33751254086 scopus 로고    scopus 로고
    • Chip Packaging Interaction and Reliability Impact on Ci/Low-k Interconnects
    • Proc. Inter. Stress Workshop
    • G.T. Wang et al., "Chip Packaging Interaction and Reliability Impact on Ci/Low-k Interconnects", in Proc. Inter. Stress Workshop, AIP Conf. Proc. Series, Vol. 817, 2005, pp. 73-82.
    • (2005) AIP Conf. Proc. Series , vol.817 , pp. 73-82
    • Wang, G.T.1
  • 6
    • 41749124022 scopus 로고    scopus 로고
    • Chihiro J. UCHIBORI et al., Effects of Chip-Package Interaction on Mechanical Reliability of Cu Interconnects for 65nm Technology Node and Beyond, in Proc. Inter. Interconnect Tech. Conf. (IITC 2006), 196-198.
    • Chihiro J. UCHIBORI et al., "Effects of Chip-Package Interaction on Mechanical Reliability of Cu Interconnects for 65nm Technology Node and Beyond", in Proc. Inter. Interconnect Tech. Conf. (IITC 2006), 196-198.
  • 7
    • 50949083158 scopus 로고    scopus 로고
    • Chihiro J. UCHIBORI et al., Investigation of Interconnect Design on Chip Package Interaction and Mechanical Reliability of Cu/low-k Multi-Layer Interconnects in Flip Chip Package, in Proc. Inter. Interconnect Tech. Conf. (IITC 2008), 150-152.
    • Chihiro J. UCHIBORI et al., "Investigation of Interconnect Design on Chip Package Interaction and Mechanical Reliability of Cu/low-k Multi-Layer Interconnects in Flip Chip Package", in Proc. Inter. Interconnect Tech. Conf. (IITC 2008), 150-152.
  • 8
    • 33845571757 scopus 로고    scopus 로고
    • Investigation of Cu/low-k film delamination in flip chip packages
    • C. J. Zhai et al., "Investigation of Cu/low-k film delamination in flip chip packages", in Proc. 56th Electronic Components and Technol. Conf., 2006, pp. 709-717.
    • (2006) Proc. 56th Electronic Components and Technol. Conf , pp. 709-717
    • Zhai, C.J.1
  • 9
    • 0024734854 scopus 로고
    • Interfacial Stresses in Bimetal Thermostats
    • E. Suhir, "Interfacial Stresses in Bimetal Thermostats", J. Appl. Mech., 56, pp. 595-600, 1989.
    • (1989) J. Appl. Mech , vol.56 , pp. 595-600
    • Suhir, E.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.