Bandwidth-efficient cache-based motion compensation architecture with DRAM-friendly data access control

ICASSP, IEEE International Conference on Acoustics, Speech and Signal Processing - Proceedings

Volumn , Issue , 2009, Pages 2009-2012

  Chuang, Tzu Der ^a   Chang, Lo Mei ^a   Chiu, Tsai Wei ^a   Chen, Yi Hau ^a   Chen, Liang Gee ^a  

^a NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

Cache; Cache based motion compensation; H.264 AVC; Motion compensation

Indexed keywords

ACCESS CONTROL SCHEMES; BANDWIDTH REDUCTIONS; BURST LENGTH; CACHE; CACHE-BASED MOTION COMPENSATION; CONVENTIONAL SCHEMES; DATA ACCESS CONTROL; DATA MAPPINGS; DATA REUSE; EQUIVALENT BANDWIDTH; H.264/AVC; H.264/AVC DECODERS; REFERENCE DATA;

ACCESS CONTROL; ACOUSTICS; BANDWIDTH; DYNAMIC RANDOM ACCESS STORAGE; MOTION COMPENSATION; MOTION PICTURE EXPERTS GROUP STANDARDS; SECURITY SYSTEMS; SEMICONDUCTOR COUNTERS; SIGNAL PROCESSING;

DATA REDUCTION;

EID: 70349214829     PISSN: 15206149     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ICASSP.2009.4960007     Document Type: Conference Paper

References (6)

1. C.-Y. Tsai, T.-C. Chen, T-W. Chen, and L.-G. Chen, "Bandwidth optimized motion compensation hardware design for H.264/AVC HDTV decoder," ISCAS 2005, pp. 273-276, August 2005.
2. Y. Li, Y. Qu, and Y. He, "Memory Cache Based Motion Compensation Architecture for HDTV H.264/AVC Decoder," ISCAS 2007, pp. 2906 - 2909, May 2007.
3. J. Zhu, L. Hou, W. Wu, R. Wang, C. Huang, J.-T. Li, "High Performance Synchronous DRAMs Controller in H.264 HDTV Decoder," ICSCIT 2004, vol. 3, pp. 1621 - 1624, Oct. 2004
4. J. Zhu, P. Liu, D. Zhou, "An SDRAM controller optimized for high definition video coding application", ISCAS 2008, pp. 3518 - 3521, May 2008
5. Micron SDRAM MT48LC4M32B2 datasheet, www.micron.com
6. C.-D. Chien, et al., "A 252kgate/71mW Multi-Standard Multi-Channel Video Decoder for High Definition Video Applications," ISSCC 2007, pp. 282 - 603, Feb., 2007.