Pulsewidth modulations for the comprehensive capacitor voltage balance of n-level diode-clamped converters

PESC Record - IEEE Annual Power Electronics Specialists Conference

Volumn , Issue , 2008, Pages 4479-4486

  Busquets Monge, S ^a   Alepuz, S ^a   Rocabert, J ^a   Bordonau, J ^a  

^a UNIVERSITAT POLITÈCNICA DE CATALUNYA   (Spain)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; CAPACITORS; COUNTING CIRCUITS; DIELECTRIC DEVICES; ELECTRIC CURRENTS; ELECTRIC EQUIPMENT; ELECTRIC INVERTERS; ENERGY STORAGE; LIGHT EMITTING DIODES; MODULATION; POWER CONVERTERS; POWER ELECTRONICS; PULSE MODULATION; PULSE WIDTH MODULATION;

ALTERNATIVE DESIGNS; CAPACITOR VOLTAGE BALANCING; DC-LINK CAPACITORS; DIODE-CLAMPED; LEVEL CONVERTERS; NEUTRAL POINT CLAMPED CONVERTERS; PULSE WIDTHS; SPACE-VECTOR PWM; THREE-LEVEL; THREE-PHASE CURRENTS; VIRTUAL SPACES; WAVEFORMS;

VECTORS;

EID: 52349115112     PISSN: 02759306     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/PESC.2008.4592669     Document Type: Conference Paper

References (21)

1. J. Rodríguez, J. Lai, and F. Peng, "Multilevel inverters: a survey of topologies, controls and applications," IEEE Trans. Ind. Electron., vol. 49, pp. 724-738, Aug. 2002.
2. J. Rodriguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, "Multilevel voltage-source-converter topologies for industrial medium-voltage drives," IEEE Trans. Ind. Electron., vol. 54, pp. 2930-2945, Dec. 2007.
3. L. Demas, T.A. Meynard, H. Foch, and G. Gateau, "Comparative study of multilevel topologies: NPC, multicell inverter and SMC with IGBT," in Proc. IEEE Industrial Electron. Soc. Conf., vol. 1, 2002, pp. 828-833.
4. B. A. Welchko, M. B. de Rossiter Correa, and T. A. Lipo, "A three-level MOSFET inverter for low-power drives," IEEE Trans. Ind. Electron., vol. 51, pp. 669-674, June 2004.
5. R. Teichmann and S. Bernet, "A comparison of three-level converters versus two-level converters for low-voltage drives, traction, and utility applications," IEEE Trans. Ind. Applicat., vol. 41, pp. 855-865, May-June 2005.
6. A. Nabae, I. Takahashi, and H. Akagi, "A new neutral-point clamped PWM inverter," IEEE Trans. Ind. Applicat., vol. IA-17, pp. 518-523, Sept./Oct. 1981.
7. N. Celanovic and D. Boroyevich, "A comprehensive study of neutral-point voltage balancing problem in three level neutral-point-clamped voltage source PWM inverters," IEEE Trans. Power Electron., vol. 15, pp. 242-249, Mar. 2000.
8. B.P. McGrath, D. G. Holmes, and T. Lipo, "Optimized space vector switching sequences for multilevel inverters," IEEE Trans. Power Electron., vol. 18, pp.1293-1301, Nov. 2003.
9. J. Pou, D. Boroyevich, and R. Pindado, "New feedforward space-vector PWM method to obtain balanced ac output voltages in a three-level neutral-point-clamped converter," IEEE Trans. Power Electron., vol. 49, pp. 1026-1034, Oct. 2002.
10. S. Busquets-Monge, J. Bordonau, D. Boroyevich, and S. Somavilla, "The nearest three virtual space vector PWM - a modulation for the comprehensive neutral-point balancing in the three-level NPC inverter," IEEE Power Electron. Lett., vol. 2, pp. 11-15, Mar. 2004.
11. J. Pou, R. Pindado, and D. Boroyevich, "Voltage-balance limits in four-level diode-clamped converters with passive front ends," IEEE Trans. Ind. Electron., vol. 52, pp. 190-196, Feb. 2005.
12. M. Marchesoni and P. Tenca, "Theoretical and practical limits in multilevel MPC inverters with passive front ends," in Proc. European Conference on Power Electronics and Applications, 2001.
13. R. Rojas, T. Ohnishi, and T. Suzuki, "PWM control method for a four-level inverter," IEE Proc. Electric Power Applicat., vol. 142, pp. 390-396, 1995.
14. C. Newton and M. Sumner, "Novel technique for maintaining balanced internal DC link voltages in diode-clamped five-level inverters," IEE Proc.-Electr. Power Appl., vol. 146, pp. 341-349, May 1999.
15. J. I. León, L. G. Franquelo, R. C. Portillo, and M. M. Prats, "DC-link capacitors voltage balancing in multilevel four-leg diode-clamped converters," in Proc. IEEE Industrial Electron. Soc. Conf, 2005, pp. 1-6.
16. M. Marchesoni, and P. Tenca, "Diode-clamped multilevel converters: a practicable way to balance dc-link voltages," IEEE Trans. Ind. Electron., vol. 49, pp. 752-765, Aug. 2002.
17. Z. Pan, F. Z. Peng, K. A. Cortine, V.R. Stefanovic, J. M. Leuthen, and S. Gataric, "Voltage balancing control of diode-clamped multilevel rectifier/inverter systems," IEEE Trans. Ind. Appl., vol. 41, pp. 1698-1706, Nov./Dec. 2005.
18. Z. Pan and F. Z. Peng, "Harmonics optimization of the voltage balancing control for multilevel converter/inverter systems," IEEE Trans. Power Electron., vol. 21, pp. 211-218, Jan. 2006.
19. S. Busquets-Monge, J. Bordonau, and J. Rocabert, "Extension of the nearest-three virtual-space-vector PWM to the four-level diode-clamped dc-ac converter," in Proc. IEEE Power Electronics Specialists Conf., 2007, pp. 1892-1898.
20. S. Busquets-Monge, J. Bordonau, and J. Rocabert, "A virtual-vector pulsewidth modulation for the four-level diode-clamped dc-ac converter," IEEE Trans. Power Electron., in press.
21. S. Busquets-Monge, S. Alepuz, J. Bordonau, and J. Peracaula, "Voltage balancing control of diode-clamped multilevel converters with passive front-ends," IEEE Trans. Power Electron., in press.