Implementation of high-speed single flux-quantum Up/Down counter for the neural computation using stochastic logic

IEEE Transactions on Applied Superconductivity

Volumn 19, Issue 3, 2009, Pages 626-629

  Onomi, Takeshi ^a   Kondo, Taizo ^b   Nakajima, Koji ^a  

^a TOHOKU UNIVERSITY   (Japan)

^b DENSO CORPORATION   (Japan)

Author keywords

Josephson logic; Neural network hardware; Single flux quantum; Stochastic logic

Indexed keywords

HIGH-SPEED; HIGH-SPEED OPERATION; JOSEPHSON LOGIC; MEMBRANE POTENTIALS; NEURAL COMPUTATIONS; NEURAL NETWORK HARDWARE; NUMERICAL SIMULATION; OPERATION PHASIS; OPERATION SPEED; SINGLE FLUX-QUANTUM; STOCHASTIC LOGIC; TRILAYERS; UP/DOWN COUNTERS;

COMPUTER SIMULATION LANGUAGES; NEURAL NETWORKS; NIOBIUM;

SPEED;

EID: 68649126248     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/TASC.2009.2018477     Document Type: Conference Paper

References (11)

1. T. Kondo, M. Kobori, T. Onomi, and K. Nakajima, "Design and implementation of stochastic neurosystem using SFQ logic circuits," IEEE Trans. Appl. Superconduct., vol. 15, pp. 320-323, June 2005.
2. K. Nakajima, H. Mizusawa, H. Sugahara, and Y. Sawada, "Phase mode Josephson computer system," IEEE Trans. Appl. Superconduct., vol. 1, pp. 29-36, Mar. 1991.
3. K. K. Likharev and V. K. Semenov, "RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems," IEEE Trans. Appl. Superconduct., vol. 1, pp. 3-28, Mar. 1991.
4. Y. Kondo and Y. Sawada, "Functional abilities of a stochastic logic neural network," IEEE Trans. Neural Networks, vol. 3, pp. 434-443, May 1992.
5. S. Sato, K. Nemoto, S. Akimoto, M. Kinjo, and K. Nakajima, "Implementation of a new neurochip using stochastic logic," IEEE Trans. Neural Networks, vol. 14, pp. 1122-1127, Sep. 2003.
6. S. Akimoto, A. Momoi, S. Sato, and K. Nakajima, "Implementation of continuous-time dynamics on stochastic neurochip," IEICE Trans. Fundamentals, vol. E87-A, no. 9, pp. 2227-2232, Sep. 2004.
7. S. Nagasawa, Y. Hashimoto, H. Numata, and S. Tahara, "A 380 ps, 9.5 mW Josephson 4-K bit RAM operated at a high bit yield," IEEE Trans. Appl. Superconduct., vol. 5, pp. 2447-2452, Jun. 1995.
8. T. Kondo, "A Study of Integrated Stochastic Neurosystem Using Single Flux Quantum," Master Thesis, Tohoku University, Japan, 2006.
9. S. V. Polonsky, V. K. Semenov, and A. F. Kirichenko, "Single flux quantum B flip-flop and its possible applications," IEEE Trans. Appl. Superconduct., vol. 4, pp. 9-18, Mar. 1994.
10. L. V. Filippenko, V. K. Kapulunenko, M. I. Khabipov, V. P. Koshelets, K. K. Likharev, O. A. Mukhanov, S. V. Rylov, V. K. Semenov, and A. N. Vystavkin, "Experimental implementation of analog-to-digital converter based on the reversible ripple counter," IEEE Trans. Magn., vol. 27, pp. 2464-2497, Mar. 1991.
11. T. Onomi, T. Kondo, and K. Nakajima, "High-speed single flux-quantum up/down counter for neural computation using stochastic logic," Journal of Phys. Conference Series, vol. 97, p. 012187, Mar. 2008.