A Low Standby Power Flip-flop with Reduced Circuit and Control Complexity

Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007

Volumn , Issue , 2007, Pages 571-574

  Clark, Lawrence T ^a   Kabir, Mohammed ^a   Knudsen, Jonathan E ^a  

^a Arizona State University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS;

CONTROL COMPLEXITY; GATE TRANSISTORS; HIGH-PERFORMANCE CIRCUITS; LEAKAGE COMPONENTS; LOW STAND-BY POWER; LOW SUPPLY VOLTAGES; LOW-POWER STANDBY; THICK GATE SHADOW LATCH;

FLIP FLOP CIRCUITS;

EID: 68549131962     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CICC.2007.4405796     Document Type: Conference Paper

References (11)

1. D. Frank et al. , "Device Scaling Limits of Si MOSFET's and Their Application Dependencies, " Proceedings of the IEEE, 89, March, pp. 259-288, 2001.
2. S. Wolf, Silicon Processing for the VLSI Era Volume 3-The Submicron MOSFET, Lattice Press, Long Beach, CA, 1995.
3. L. Clark, M. Morrow, and W. Brown, "Reverse Body Bias and Supply Collapse for Low Effective Standby Power, " IEEE Trans. VLSI Systems, 12, pp. 947-956, Aug. , 2004.
4. L. Clark, F. Ricci, and M. Biyani, "Low Standby Power State Storage for Sub-130-nm Technologies". IEEE J. Solid-state Circuits, 40, pp. 498-506, Feb. , 2005.
5. US Patent 6, 989, 702, "Retention register with normal functionality independent of retention power supply, " assigned to Texas Inst. , 2006.
6. H. Mizuno, et al. , "An 18-?A standby current 1. 8-V, 200-MHz microprocessor with self-substrate-biased data-retention mode, " IEEE J. of Solid-state Circuits, 34, pp. 1492-1500, Nov. , 1999.
7. S. Zhao, et al. , "Transistor optimization for leakage power management in a 65-nm CMOS technology for wireless and mobile applications, " Symp. VLSI Tech. Dig. , pp. 14-15, 2004.
8. http://www. ibm. com/chips/asics/foundry/technologies/cmos. html, [online].
9. http://www. eas. asu. edu/~ptm, [online].
10. Y. Cao, et al. , "New paradigm of predictive MOSFET and interconnect modeling for early circuit design, " Proc. IEEE Custom Integrated Circuits Conf. , pp. 201-204, 2000.
11. http://www. mosis. org, [online].